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Embedded Systems for Photonic Cognitive Sensing
David Gidony
This research addresses challenges in two major applications, both related to
photonic cognitive sensing. The first part, “Implantable Photonic Nano-Probe Detec-
tors for Neural Imaging”, focuses on imaging system in the neural sciences field. The
second part, “Advanced Control System for Optical Data Communications”, covers
embedded low power control systems for optical communications.
Implantable Photonic Nano-Probe Detectors for Neural Imag-
ing
This first part address the problem of simultaneous and real-time monitoring of dense
brain neural activity, with the capability of cellular resolution and cell-type specificity
included. For decades, electrophysiology has been the “gold standard” for the record-
ing of neural activity. Despite recent advances, electrophysiology techniques can
typically monitor fewer than 100 neurons simultaneously, due to the practical limits
of electrode density. Additionally, the ability of direct monitoring specific cell types is
not possible here. With the introduction of a growing panel of fluorescent optical re-
porters for brain function mapping, optical microscopy techniques have demonstrated
the ability to track the activity of hundreds of neurons simultaneously in a much less
invasive manner but with high spatial resolution, low-to-moderate temporal resolu-
tion and cell-type specificity. Unfortunately, only superficial layers of the brain can be
imaged by free-space microscopy, due to the intrinsic light scattering and absorption
limitation in brain tissue. To allow optical fluorescence imaging of deeper layers of
the brain with proper a signal-to-noise ratio, a dense and scalable 3-D lattice of photo
emitter and detector pixels (E-Pixels and D-Pixels, respectively) must be distributed
on shanks for possible insertion into the brain. The 3-D lattice (combined fluores-
cent optical reporters) is expected to give an activity image of a very large neural
population at an arbitrary depth in the brain. This work presents the design and
implementation of the aforementioned 3-D photo- detectors (D-Pixels), associated
with data processing and readout circuitries, for the future assembly of a probe-based
system for functional imaging of neural activity. One of the main challenges of pro-
ducing a probed-based version of a fluorescence microscope is the rejection of the
light used to excite the fluorescent reporters. This is commonly done in the spectral
domain with band-pass filters for free-space microscopy. However, these filters are
not implementable with the proper optical density at the probe scale. The probe-
based photo-detectors must be capable of rejecting the excitation light and capturing
only the fluorescent response without the use of optical filters. Integrated Geiger-
mode single-photon avalanche diodes (SPADs) are used as the sensing devices, which
provide the ability to capture low fluorescence signals, fast response in the time do-
main, and direct digital readout. By engineering narrow E-Pixels angular-excitation
fields and overlapping them with the narrow D-Pixels detection fields, fluorescent
sources can be spatially localized. The detectors are embedded into four ultra-thin
implantable shanks, associated with data processing units and readout circuits, all
forming the photonic nano-probe detectors (also referred to as “D-Pixels Camera Chip
(DCC)”). The shanks have dimensions of 110µm× 50µm each, with 100 pixels along
a shank (a total number of 400 pixels), distributed over 3mm length. The data gen-
erated by the photonic nano-probe detectors, is serially streamed out at a rate of
640Mbps, for offline analysis and image reconstruction. The photonic nano-probe
detectors are fabricated in a conventional CMOS 0.13µm technology.
This part of the thesis first proposes and develops the architecture of the photonic
nano-probe detectors. The challenges of designing high density, ultra-thin probes
with the aforementioned form factor, fabricated in CMOS 0.13µm technology is also
discussed. Secondly, the design and implementation of testability and debugging op-
tions are mentioned, as playing an important role in achieving research goals. Last the
design of lab experimental setups is presented and as well as the measurement results
of the photonic nano-probe detectors. Experimental results indicate on achieving the
crucial key features of the research work, the capability of rejecting the excitation light
and capturing only the fluorescent decay response without the use of optical filters.
Additionally, the results show that the photonic nano-probe detectors can precisely
localize and map into a 2-D image, a light source within a pixel resolution.
Advanced Control System for Optical Data Communications
The second part of the thesis focuses on the problem of initialization and temperature
stabilization of silicon photonic (SiP) devices, with focus on dramatic power reduc-
tion of the power consumption. While microelectronics technology continues growing
in scale, bandwidth, and integration of multiple systems on a single silicon die, the
traditional electrical interconnects become the speed bottleneck in high-performance
data communication systems. On the other hand, silicon photonics offers a promising
platform for integration and manufacturing of photonics devices for high speed data
transfer applications, such as access networks, supercomputers, chip-to-chip intercon-
nects, and data centers. Additionally, the high index contrast of silicon platform and
its compatibility with CMOS technologies, gives rise to integration of high speed,
power efficient silicon photonic interconnects and most innovative CMOS technolo-
gies. Micro-ring resonators (MMRs), which are important building blocks is many
silicon photonics applications, became attractive devices in many optical communica-
tion systems. This is due to their wavelength tuning ability, low power consumption
and small footprint. However, temperature changes in their environment will shift
their resonance from the desired point (due to high thermo-optical coupling in sil-
icon), leading to performance degradation of the optical link. Compensating the
degradation in performance can be directly translated to an excess in overall power
consumption of the link, which will be critical in high-speed optical data commu-
nication systems. This work develops and demonstrates an ultra-low power control
system, for initialization and temperature stabilization of MMRs. It utilizes an in-
tegrated heater, to thermally tune and lock the resonator to the desired wavelength.
Traditional feedback loops rely on tapping a portion of the optical signal with the
use of integrated photodiodes. They lock on the desired wavelength by sensing the
maximum signal intensity, observed by the photodiode. The suggested control system
in this work is based on an analog control system and utilizes the photo-conductance
effect of doped-resistive heaters, to sense the optical power through the micro-ring.
This part of the thesis first develops a VERILOG-A model for the photo-conductance
effect of the doped-resistive heater. This enables the integration of the heater’s model
with the proposed control circuits, into a circuit design simulator. Secondly, an archi-
tecture for the control system is proposed and developed, which includes fundamental
electronic circuits with the aforementioned heater’s model. For the purpose of circuit
level simulations, a design methodology is developed, which is based on semi-ideal
models for the electronic building blocks. Then a circuit level simulator is used to sim-
ulate and evaluate the performance of the control system. Last, the proposed system
is implemented with the use of commercial discrete electronic components, all con-
nected on a custom designed printed circuit board (PCB). Simulations of the control
system indicate an initialization time less than 160µs, and maximum locking voltage
error of 1.8%. The obtained dynamic energy consumption is ED = 85 fJ/bit/
oC for
bit rate of 20Gbps.
Though the control system is targeted for MRRs, it can be easily expanded to control
other PIC devices.
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Detectors for Neural Imaging
Introduction
This chapter contains the motivation and the background for the proposed neural
imaging technology. An overview of related works is discussed later. This is followed
by a description of the innovation and challenges of the current research. And finally,
the outline of the thesis is presented.
1.1 Background and Related Work
A century ago, Santiago Ramón y Cajal [1] claimed that the functionality of the brain
is a result of two fundamental properties of its neurons, their morphologies and the
interactions with each other. At present, it is well known that various regions of the
brain contain different neuronal cell types, with electrophysiological and morpholog-
ical properties. Additionally, cell types are organized in a specific arrangement and
connections to achieve operations unique to each region in the brain. These cell type
arrangements referred to as microcircuits [2], offer a new basis for understanding the
brain’s functions. Furthermore, a comprehensive knowledge of these microcircuits can
explain how they may fail due to neural diseases. Currently, there are no capabilities
for monitoring complex brain microcircuits. Developing such skills and simultaneous
recording from all neurons in a specific microcircuit will lead to a substantial under-
standing of information processing in the brain.
The understanding of the properties of individual neurons and the role they play in
brain computations have advanced significantly over the last decades. However, the
understanding of information processing by a large ensemble of brain neurons has
not yet been achieved. The gold standard for recording neural activity, for decades
has been based on electrophysiology. Despite recent advances, electrophysiology tech-
niques can typically monitor fewer than 100 neurons simultaneously, due to the practi-
cal limits of electrode density. Additionally, the ability to direct monitoring of specific
cell types is not possible. With the introduction of a growing panel of fluorescent opti-
cal reporters for brain function imaging [3], optical microscopy techniques (free-space
microscopy) [4] have demonstrated the ability to track the activity of hundreds of
neurons simultaneously. Also, these techniques can also provide cellular resolution
and specificity [5,6]. These optical reporters are fluorescence-based molecules, which
bind to the intracellular calcium ions inflow, resulting from an action potential. They
respond to calcium binding by changing their fluorescence properties, leading to flu-
orescence emission. In this way, they act as indicators of neural activity. The optical
microscopy techniques have a high spatial resolution, but low-to-moderate temporal
resolution. Unfortunately, only superficial layers of the brain can be imaged by this
technique, due to the intrinsic light scattering and absorption limitation in brain tis-
sue. Endoscopic methods overcome the aforementioned accessible depths, but they
introduce significant damage to the tissue due to the large probe diameter.
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To allow optical fluorescence imaging of deeper layers of highly scattering brain tis-
sue and with a proper signal-to-noise ratio, a dense and scalable 3-D lattice of photo
emitter and detector pixels (E-Pixels and D-Pixels, respectively) must be distributed
on shanks for possible insertion into the brain. Fig.1.1(a) illustrates the 3-D lattice
of the emitter and detector pixels inserted into the brain. The 3-D lattice (combined
fluorescent optical reporters) is expected to give an activity image of a substantial
neural population at an arbitrary depth in the brain, with coverage of all neurons
within a target volume. Essentially, the proposed system is modular and scalable,
for covering neural circuits in extended brain regions. For instance, with a target
volume of 1mm3 in a mouse brain, the system would be able to monitor ∼ 100, 000
neurons simultaneously. By engineering narrow E-Pixel angular-excitation fields and
overlapping them with the narrow D-Pixel detection fields, fluorescent sources can
be spatially localized using triangulation techniques. This scenario is described in
Fig.1.1(b) below. In some extent, the 3-D lattice of emitters and detectors can be
viewed as a multiple-input-multiple-output (MIMO) communications system [7], in
which the E-Pixels and D-Pixels are the transmitting and receiving antennas respec-
tively, and the target neurons are the communication channel.
3
Figure 1.1: 3-D lattice of E-Pixels and D-Pixels. (a) Illustration of the 3-D lattice
inserted into the brain. Blue lines refer to the excitation probes while green lines
refer to the detector probes. (b) Narrow angular excitation and detection fields for
spatially localization.
The E-Pixels [8,9] are a nano-photonics waveguide at visible wavelengths of λ =
480nm. They light up multiple neuron cells in a given volume within the brain. The
resulting fluorescent emission, at the wavelengths of λ = 515nm, is then integrated
by the D-Pixels data processing circuitries. The targeted lifetime of the fluorescence
is τ ≈ 5ns. In general, light experiences attenuation (absorption) when it travels
through a target material. The attenuation relates to the material properties and
the wavelength of the light, and it follows the Beer-Lambert law: I(x) = Ioe
−αx,
where x is the depth into the material, Io is the light intensity at the surface, and
α is the absorption coefficient. The attenuation length, LA, is the distance into a
material at which the probability that a photon has not been absorbed drops to e−1.
In the case of free-space microscopy, the accessible depths are limited to several times
the attenuation length. This is illustrated in Fig.1.2(a). On the other hand, in the
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3-D lattice case, the E-Pixels and D-Pixels are separated by less than an attenuation
length, so the effect of the light absorption in the tissue is dramatically minimized,
leading to a high signal-to-noise ratio at the detector’s stage. This case is shown in
Fig.1.2(b,c).
Figure 1.2: The 3-D lattice and the attenuation length. (a) An illustration of the
ballistic trajectories in free-space microscopy. Blue lines represent the E-Pixel and
the excitation light, while a green line represents D-Pixel and fluorescent’s emission.
(b) Less than an attenuation length separates E-Pixels and D-Pixels. (c) Illustration
of the 3-D lattice of emitters and detectors and their relative positioning.
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This work presents the design and implementation of the 3-D photo-detectors
(D-Pixels) above, associated with data processing and readout circuitries, for the fu-
ture assembly of a probe-based system for functional imaging of neural activity. One
of the main challenges of producing a probed-based version of a fluorescence micro-
scope is the rejection of the light source, which is a short pulsed-source and is used
to excite the fluorescent reporters. This is commonly accomplished in the spectral
domain with band-pass filters for free-space microscopy. However, these filters are not
implementable with the proper optical density at the probe scale. The probe-based
photo-detectors must be capable of rejecting the excitation light and capturing only
the fluorescent response without the use of optical filters, which is referred to as the
time-gating mechanism in this work. The detected signal (photons), is obtained at the
output of the integrated Geiger-mode single-photon avalanche diodes (SPADs), which
is followed by a signal integrating system. The SPADs are used as the sensing devices,
which provide the ability to record low fluorescence signals and with fast response
time. The detectors are embedded into four ultra-thin implantable shanks, associated
with data processing and transmission circuits, forming the photonic nano-probe de-
tectors, referred to as D-Pixels Camera Chip (DCC) in this work. The shanks have
dimensions of 110µm × 50µm each, with 100 pixels along the shank (a total num-
ber of 400 pixels), distributed over 3mm length. The data generated from the 400
pixels is serially streamed out at a rate of 640Mbps, for offline analysis and image
reconstruction. The photonic nano-probe detectors are fabricated in a conventional
CMOS 0.13µm technology. [10] demonstrated a CMOS based camera for fluorescence
detection applications, with a little special resolution of 8×4 pixels array. Also [11]
discusses a very low resolution, 8×16, CMOS array, in CMOS 0.18µm for biolumi-
nescence applications. However, [12–14] use high resolution CMOS array, 64×64,
in 0.18µm CMOS technology for fluorescence applications. The imagers mentioned
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above are based on traditional CMOS image sensors, in which photocurrent is inte-
grated onto the reverse-biased photodiode to produce a voltage signal that is directly
proportional to the light intensity. Imagers based on SPADs, for lifetime imaging
applications, were demonstrated in [15–21]. Where various CMOS technologies were
used for the fabricating the design. While [15] presented a low special resolution of
16×1, others demonstrated imagers with larger arrays of 32×32, 64×64 and 128×128.
In [20,21] a 64×64 SPADs array for lifetime imaging applications, is demonstrated in
CMOS 130nm. The lifetime is measured with the use of a time-to-digital converter
(TDC), which was implemented on a chip. However, inappropriate form factor and
large power consumptions avoid this for invivo applications. However, all imagers
above have the standard rectangular form factor, which makes them inappropriate
for invivo fluorescence imaging.
1.2 Innovations and Challenges
The significant advance of the project is the distribution of a dense 3-D lattice of ultra-
narrow photonic nano-probes within the brain, permitting simultaneous recording
from a large ensemble of neurons, at arbitrary positions and depths within the brain.
Additionally, it is a scalable methodology, which can be expanded to a large number of
probes, to cover extended regions in the brain. It also has the capability of single-cell
and cell-type resolution capabilities. With the innovative design of ultra-thin active
probes, their insertion into the brain will result in negligible tissue displacement.
This approach places a nano-microscope deep inside the brain. Because the
probes will be fabricated in standard CMOS 0.13µm technology, the light sensors can
be integrated on the same silicon die, along with the detection and data processing
circuits.
The primary challenge of the research is to design a complex nano-scaled microscope,
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with a detection sensitivity of a single photon, and embedded on ultra-thin probes in
CMOS process. Fig.1.3 illustrates the fabricated form factor of the D-Pixels chip.
Figure 1.3: D-Pixels form factor - photo of the chip’s layout from the VIRTUOSO CAD
design tool.
Because the design is fabricated in standard CMOS 0.13µm technology, the
following additional challenges should be addressed:
• A CMOS chip with a complex and non-standard form factor, which includes
four closely spaced, ultra-narrow probes (110µm width each). This should be
designed with contradiction to the technology’s design rule checks (DRC) re-
quirements.
• Because no electrical model (SPICE model) is available for the SPAD, a custom
design model should be suggested for circuit level simulations.
• The requirement for high-fill factor design (compared to the recently reported
lifetime imaging camera within the same CMOS technology), will impose com-
plex signals and supplies routings along the ultra-narrow probes. This should
be done with contradiction to the technology’s DRC requirements.
• Challenging clock routing and timings for 400 pixels, within ultra-narrow probes.
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The challenges above impose custom design of the digital blocks associated
with the usage of manual layout CAD tools (with no ability to use the auto-place
and route (APR) tools). Additionally, the timing of the digital signals should be
evaluated with analog circuit design simulator, which makes the design validation
extraordinarily complex and challenging.
Another major challenge of the research is the rejection of the light used to
excite the fluorescent reporters. This should be implemented on-die, utilizing a time-
gating mechanism, which rejects the excitation light and captures only the fluorescent
response without the use of optical filters. Furthermore, the lifetime of the fluores-
cence’s signal to be detected is with the order of τ < 5ns, which makes the design
of this mechanism extremely complex. The detection of the single photon signal is
accomplished in a noisy environment, generated from the chip’s power supplies and
high frequency toggling I/Os, interference from adjacent pixels, the intrinsic noise of
the SPAD, and the dark-count-rate (DCR). For reliable detection of the signal level,
the noise sources should be addressed. And finally, to achieve the use of ultra-narrow
probes, with the form factor illustrated in Fig.1.3, post-processing of etching and
thinning should be applied to the fabricated die./footnoteEtching and thinning post-
processing is defined and carried out by Roukes Group, Caltech. The post-processing
procedure requires addressing device-based issues, such as the impact on the devices’
electrical properties, handling the thinned probes. For this purpose, testability op-
tions and structures have been designed and implemented inside the D-Pixels chip,
which will be shown in Section2.2.
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1.3 Outline
The remainder of this part is organized as follows. Chapter2 describes the SPAD, as
the core sensing device of the chip. This is followed by the presentation of the form
factor and critical dimensions of the DCC and its architecture. Chapter3 describes
the experimental laboratory setups and testing equipment. Then a description is
given of the experimental measurements, mainly achieved by the DCC and other
special structures implemented inside the chip. A discussion and conclusions follow
each measurement result. And finally, Chapter4 summarizes the research results and




D-Pixels Camera Chip (DCC)
This chapter contains the architecture of the proposed D-Pixels camera chip. First,
the core sensing device, SPAD, is presented, followed by describing the form factor
and critical dimensions of the chip. Then the block diagram of the chip is presented,
including the circuit level description of important blocks and critical signals’ timings.
And finally, the on-chip testability and debugging options are discussed, which are
crucial features for the success of the research and proper functionality of the designed
chip.
2.1 Time-Correlated Single Photon Counting TC-
SPC)
As mentioned in Section1.1, the D-Pixels must be capable of rejecting the excitation
light and capturing only the fluorescent response without the use of optical filters.
This action is performed with the use of time-correlated single photon counting (TC-
SPC) technique and CMOS SPADs. TCSPC [22,23] is a recording method of photons’
arrival times, in which the time is recorded with respect to a periodical excitation
pulsed laser signal. A time-gating signal is used to block the laser’s excitation pulse,
thus removing the background light. Fig.2.1 illustrates the time-gating mechanism,
along with the excitation and emission signals. The detected photons, which are il-
lustrated as black color pulses, are obtained at the output of the SPAD, followed by
a signal integrating system.
Figure 2.1: Illustration of the excitation light, fluorescence emission and the time-
gating mechanism. The detected photons’ hits are illustrated as pulses, obtained at
the output of the detector.
Because the emitted photons follow the Poisson distribution [24], their arrival
times obey the exponential distribution. In other words, the intensity of the fluo-
rescence emission can be written as: I(t) = Ioe
−t/τ , where τ is the lifetime of the
fluorescence decay. The DCC is designed to detect a fluorescence lifetime as fast as
5ns.
2.1.1 Single Photon Avalanche Diode (SPAD)
For time-correlated single photon counting applications, it is critical to have a device
with high sensitivity. Additionally, parameters such as fast response time, low noise
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and dead time also play a key role in these applications. The sensitivity to wavelengths
is an application specific parameter, while dead time is an important factor in high-
speed measurements. Single-photon avalanche diode (SPAD) [25–34] is an avalanche
photodiode (APD) which is operated with a reverse-bias voltage that exceeding its
breakdown voltage, Vbd. An APD [29] is a semiconductor-based diode, operated in
a reverse-bias mode with a high electric field across the depletion region. When a
photon with sufficient energy hits the detector’s surface, it produces a pair of electron-
hole. This pair will accelerate through the high electric field and collide with other
atoms, generating additional electron-hole pairs through the avalanche multiplication
event. Fig.2.2 describes the I-V curve characteristics of an APD.
Figure 2.2: APD I-V curve. Vf is the forward bias voltage and Vbd is the reverse bias
voltage, at which avalanche multiplication occurs.
In order for an APD to sense a single photon incident (i.e., operate as a SPAD),
the reverse bias voltage across the photodiode must exceed its breakdown voltage. In
this case, the electric field across the depletion region is sufficiently strong to sustain
the avalanche event, by constant regeneration electron-hole pairs. The amount of
excess voltage beyond the breakdown voltage is called over-voltage and notated as
Vov. A simplified electrical model of the SPAD during the avalanche event is described
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in Fig.2.3, which is a non-ideal Vbd voltage source with a serial resistance of R. The
capacitor C represented the parasitic capacitance of the device, which plays a role in
the reset time (see below).
Figure 2.3: SPAD electrical model during avalanche event.
For stopping the avalanche current, the voltage across the SPAD must be
dropped below its breakdown voltage. This is done through a process known as
quenching [26, 35]. Fig.2.4 describes a typical quenching circuit by placing a resistor
in series with the SPAD. As a result, the avalanche current is stopped by dropping
the voltage across the SPAD below its breakdown voltage. This scenario will generate
a short voltage pulse across the SPAD terminals. The size of the quenching resistor
will set the magnitude of the current at the avalanche point (right before the SPAD
is turned off), thus setting the duration of the avalanche event. Ideally, the avalanche
current and its duration should be minimized in order to reduce the total charge
involved in the avalanche event, which will minimize the potential for trapped charges
14
and the probability of re-triggering the device, a so-called effect afterpulsing. SPADs
deigned with the smaller active area will have a lower probability of having thermal
noise event and lower magnitude of the avalanche current.
Figure 2.4: SPAD’s quenching circuit.
Since silicon has a bandgap of 1.14 eV [36], it can absorb light at wavelengths
below 1.1µm, which is in the range of the wavelengths of interest for fluorescence
detection (λ = 515nm). Additionally, advances in semiconductor manufacturing,
especially in CMOS technology, enables the minimum feature size of devices for a
wide range of applications [37]. In specific for this research, for being able to process
the imaging data (i.e., photons’ hits and arrival times) within a nano-seconds temporal
scale, it is essential to integrate the SPADs array and the data processing blocks on
the same silicon die. For this purpose 0.13µm CMOS is chosen as the fabrication
technology. The SPAD presented in [38] are used as the sensing device, which is
already fabricated and tested in 0.13µm CMOS technology. As mentioned before
there are several parameters of interest, which have a first impact on the detector’s
performance. Each parameter affects different aspects of the detector’s performance.
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• Dead time: In photon counting and TCSPC systems, the term dead time
refers to the time the system needs to reset again after detecting a photon hit
event [39]. During this time the system is said to be in a “blind” state. If
for example two photons are detected within the dead time of the system, the
second photon will be lost. This leads to another effect which is called pile-up
effect (see below). In order for the system to be able to detect at least a single
photon hit, the dead time should be less than the laser pulse period.
• Pile-up: The pile-up effect describes the impact of photons’ lost [40], at high
photon count rates, due to the above mentioned dead time. As a result, the
pile-up effect causes the average measured lifetime to become shorter. To avoid
the pile-up effect, one must make sure that the decay rate of the fluorescence’s
intensity will not exceed a certain limit in respect to the laser repetition rate.
• Dark count rate (DCR): DCR is a noise, created by thermally-generated
carriers (unlike photon-generated carriers), through the generation and recom-
bination process within the silicon. Therefore, the SPAD may generate pulses at
its output even though it is in complete darkness. The average number of counts
per second is referred to as dark count rate, which determines the detector’s
noise level.
• After-pulsing: This is a noise generated by trapped charges, which retriggers
the SPAD. Charges which are involved in the avalanche event, are the source
for the trapped charges. By minimizing the duration of the avalanche event,
will minimize the likelihood of retriggering the SPAD.
• Photon detection probability (PDP): PDP is primarily a function of the
over-voltage and the wavelength of the light source. The wavelength of peak
sensitivity is determined by the depth of the depletion region of the device.
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Once light enters the silicon structure, long wavelengths are absorbed deep
in the silicon, which can be too far from the multiplication region. On the
other hand, short wavelengths are absorbed in shallow depths, which can be
too shallow before reaching the multiplication region. As a result, only specific
wavelengths can reach the required depth of the multiplication region.
Increasing the over-voltage will increase the PDP, but it also increases the
DCR and the likelihood for after-pulsing, which both determine the noise level in the
detector.
2.2 Architecture of the D-Pixels Camera Chip
This section describes the architecture of the DCC, including the targeted form fac-
tor, critical dimensions and system level block diagram. The DCC contains various
analog and digital sub-systems and circuit blocks. All the designed blocks in the
DCC (including the sequential and combinational logic blocks) are custom designed
circuits. In addition in order to achieve the following non-standard form factor for
the camera, it is essential to apply manual layout to all the designed blocks.
2.2.1 Form Factor and Critical Dimensions
The DCC is designed to have a shape of four ultra-narrow photonic-needles (referred
to as shanks), connected to the data processing units (see below). There are a total
number of 400 pixels, which are uniformly deployed over the four shanks. Fig.2.5
describes the form factor of the DCC with its critical dimensions.
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Figure 2.5: DCC form factor and critical dimensions. (a) Critical dimensions. (b)
Micrograph of a 2× 3 pixels array on a single DCC’s shank.
Each shank, which is a 3mm long, is attached to a data processing unit. The
four data processing units are placed in the same area of the silicon’s die. The
four data processing units (and also other circuits, see subsection ”Block Diagram of
the DCC” below), which are referred to as the head of the DCC, include essential
circuits to collect and process the photon hits and serially transmit them outside of
the DCC (to an external computer). A single shank and its related data processing
unit form a single probe. Each probe contains 100 pixels, arranges in 2-columns of
50 pixels each. The pixels are deployed over the first 2mm of the shank, starting
from the shank’s tip. The last 1mm includes routings of signals and power lines. The
shanks are 600µm apart, which is the minimum achievable distance due to technology
constraints and circuit implementations. Each shank has a width of 110µm width, in
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order to introduce negligible tissue displacement, once inserted into the brain. After
the chip is fabricated, additional post-processing 1 is applied in order to etch the chip
and thin the shanks down to 50µm thickness (see subsection ”Etching and Thinning
Post-Process”). Fig.2.6 shows the critical dimensions of four pixels, deployed on the
same shank. A pixel contains the sensing device (i.e., a SPAD), and the detection
circuit. The SPAD has a dimension of 26µm×26µm and has an active area (an
octagon shaped) of 19.2µm2. The center-to-center minimum distance between two
adjacent columns is 31µm, which is primarily determined by the design constraints
of the CMOS 0.13µm technology and also by a large number of signal routings. The
supplies, biases and signal routings for each pixel column (50 pixels), occupy a 26µm
width of each column. Consequently, the obtained fill-factor for the probes is 2%.
Figure 2.6: 2×2 pixels array and critical dimensions.
1Post-processing is done by Roukes Group, Caltech.
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2.2.2 Inherited Angular Sensitivity
Though the angular sensitivity (see Chapter1) implementation was not set as one of
the research goals, in some extent the DCC’s pixels do have inherited sensitive to
the incidental light, due to technology design constraints and dense metal routing.
Fig.2.7 describes the pixel’s angular sensitivity for various orientations. The presented
dimensions in Fig.2.7 are due to metal routings in the vicinity of the pixels. As a
result, the following four angular sensitivities are obtained: θE = 22
o, θS = 34
o, θW =
59o and θN = 32
o. Where the subscripts E, S, W and N refer to East, South, West
and North orientations respectively.
Figure 2.7: Inhereted angular sensitivity for various orientations.
In order to know what is the minimum detection offset distance, d, from the
center of the SPAD, the following trigonometric relation is used: d = h × tan(θ).
Where h is the height from the DCC’s surface. Fig.2.8 shows the plots of the offset
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distance versus h. It can be seen that for a height that is in the same order of the
attenuation length LA ≈ 283µm, the pixels have wide angular sensitivity.
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Figure 2.8: Minimum offset detection distance versus the height from the DCC’s
surface.
2.2.3 TX Frame Interval
The operation of the DCC system is divided into basic time intervals, referred to as
TX frame interval. During the TX time interval, the counts generated at the output of
the quenching circuit in Fig.2.4, are integrated by an asynchronous counter [41,42] and
then transmitted out of the DCC for offline data analysis and image reconstruction.
The maximum number of the counter’s bits is chosen in such a way to mitigate the
complexity of signal routing and the data processing. For this purpose, the width of
the asynchronous counter is determined to 12 bits. Assuming an average of 4 photon
counts per a laser repetition (see Subsection “Block Diagram of the DCC” below) and




× T = 4095
4
× 12.5ns = 12.8µs. Beyond this time, the counter is
overflowed, so its recorded data should be transmitted in advance out of the DCC for
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storage and offline analysis. Thus the length of the TX frame interval is determined
to be 10µs. Additionally, the maximum number of counts during a time interval of
one second would be:
212 − 1
10µs
u 409× 106 counts.
2.2.4 Block Diagram of the DCC
Fig.2.9 describes the block diagram of the D-Pixels Camera Chip.
Figure 2.9: Block diagram of the DCC.
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Figure 2.10: Block diagram of single probe.
As mentioned before the DCC has four probes, with 100 pixels per a probe
(total number of 400 pixels). Each probe is an integration of a shank, which contains
the sensing device (i.e., the SPAD) and the detection circuit, and a data processing
unit. The digital signal (i.e., photon counts) generated from the 100 pixels is concate-
nated and serially transmitted outside of the chip. The serial data has a peak rate
of 160Mbps per a probe, resulting in a total data rate of 640Mbps from the entire
chip. The serial data from all probes are sent outside of the chip to a high-speed
interface for data recording, referred to as data recording unit. The data recording
unit generates a raw raster data, which is recorded on a file for offline processing.
Custom MATLAB code is coded for offline data analysis and mapping it into a 2-D
image. One of the probes, i.e., Probe#0, is said to be an isolated probe because its
supply voltages and biasing signals are isolated from the other three probes, while
the other three probes share the same supply voltages and biasing signals. The pur-
pose of this feature is a testability option once the die is etched and thinned (see
subsection “Testability and Debugging” below). If one of the probes of the etched-die
is accidentally damaged (broken) due to mishandling, it may result in an electrical
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shortage of the supply voltages and biasing signals which are shared between the
probes. In this scenario, Probe#0 can still function thanks to its isolation from the
damaged probe. The delay locked loop (DLL) is fed by an external reference clock
(CLKREF) of 80MHz, which is synced with the appearance of the laser pulse. Ad-
ditionally, it contains the time-gating mechanism for blocking the background light
(see Section2.1) and the reference clock signals to the multiple-phase clock generation
block. This block includes a finite state machine, to generate the required timing
signals for data acquisition and the serial data transmission interface outside of the
chip. The DCC contains registers bank with 160 registers’ depth, which is used to
configure the DCC for various operational and testability modes. The registers have
a serial interface to a Field programmable gate array (FPGA), which is used to load
the registers with the desired values. The description of the registers are given in
TableA.
Fig.2.10 describes the block diagram of a single probe. Each pixel from the 50×2 array
is followed by a pixel detection circuit, which includes conventional active quenching
circuit with an auto- reset mechanism. With the given technology constraints and
the SPAD’s basic model (see subsection “SPAD’s Electrical Model and the Pixel
Detection Circuit”), the detection circuit can detect photon hits width a minimum
separation time of Td,min = 1.2ns between two adjacent hits. Assuming the fluores-
cence substance has a lifetime of τ ≈5ns, so on average, the pixel detection circuit
is capable of capturing 4 photon hits. Now, for a laser repetition rate of 80MHz
(T = 12.5ns), the maximum number of photon hits (i.e. counts) that can be recorded




× 4 = 3200 counts. Thus the pre-determined width of 12-bit
counter can contain the 3200 counts. Each pixel is followed by a 12-bit asynchronous
counter which is placed at the data processing unit of the probe (see Fig.2.5. The
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output of each pixel detection circuit needs to travel along a 3mm line (the length of
each shank) towards the asynchronous counter (which is placed in the probes head),
3mm line drivers are used along each shank. Because the specification of the pulses
at the output of pixel detection circuit (i.e., their width) are unknown (because of
an inaccurate SPAD model - see subsection “SPAD’s Electrical Model and the Pixel
Detection Circuit”) a mono-stable circuit is designed to reshape the pulses with a
predefined specification, before they are fed into any sequential logic block. Then,
the outputs of the counter are fed into a 12-bit serializer [43–45], converting the 12-
bit data into a single serial data stream with the rate of 160Mbps. The serializer is
fed by a 160MHz clock signal, but its data is asynchronous with this clock (output
of the asynchronous counter), a synchronizer [46–48] is used in the interface of these
blocks to reduce the probability of metastability state propagation [49, 50]. Now the
outputs of the 100 serializers (one per pixel) are cascaded to generate a single data
stream coming out of each probe. The timings of the blocks above are designed in
such a way that the data from the next TX frame interval is immediately processed,
after the first bit of the previous TX frame interval has been transmitted, so newly
generated data will not be lost. A custom design I/O drivers are used to drive the
serial data stream out of the chip. They include voltage level-shifters from 1.2V to
2.5V, followed by fast and high driving current PMOS and NMOS transistors.
It is shown in Fig.2.9 and Fig.2.10 that some of the blocks are designed to be config-
urable so that they can operate in multiple. Also, the approach of designing config-
urable blocks allows meeting the target performance of the system despite technology
process variations [51]. Furthermore, some of the critical signals are chosen to be
monitored through an external pad for debugging and testability purposes. In the
case that some of the blocks do not function properly, their signals can be overrid-
den with the use of an external pad, in order to bypass the cause of the fault (see
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subsection “Testability and Debugging” below).
2.2.5 SPAD’s Electrical Model and the Pixel Detection Cir-
cuit
For designing and simulating the pixel detection circuit in Fig.2.10, with the use
of a VIRTUOSO CAD design tool, there is a need to propose an electrical model for
the SPAD. Fig.2.11 describes a suggested electrical model for the SPAD, designed to
match the VIRTUOSO CAD design tool.
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Figure 2.11: SPAD’s circuit level model for VIRTUOSO CAD design tool. (a) Schematic
symbol. (b) CDF menu for updating device’s parameters. (c) Schematic view.
Fig.2.11(a) describes the schematic symbol of the SPAD. Pins anode and
cathode are the anode and cathode ports, respectively. The laser trig pin is an
electrical pin which indicates that a laser pulse is triggered, so accordingly, the model
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should generate photons’ arrival times. The arrival times can be fed into the model by
the CDF menu (see below). Fig.2.11(c) is the electrical schematic of the SPAD. There
are six arrival paths for the optical signal, which f the are modeled with electrical
components and each corresponds to a predefined arrival time of a photon. The “laser
path” corresponds to the arrival time of the laser pulse (with zero delay) and “photon
arrival path#1-5” corresponds to five different arrival times, each with a predefined
arrival delay related to the laser pulse. Also, there is a mechanism that generates
the avalanche event (“avalanche event mechanism”) and a quenching mechanism that
detects that the SPAD’s has been quenched, so as a result the avalanche event should
be terminated. And finally, the breakdown voltage and the parasitic of the SPAD are
also implemented in the model. It is based on the model presented in Fig.2.3, with
the parasitic values of R = 600Ω and C = 25fF. Fig.2.11(b) shows the Component
Description Format (CDF) menu for the SPAD, from which the parameters above
(i.e., photons’ arrival times and SPAD’s parasitic) can be easily modified into the
model.
As shown in Fig.2.10, the output of the SPAD in fed into the pixel detection circuit,
which includes the time-gating mechanism. The schematic of this circuit is described
in Fig.2.12.
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Figure 2.12: Pixel detection circuit.
RQ is a configurable quenching resistor, which an external bias voltage can
change its resistance. RQ and M1 both act as the active quenching circuit. M2 is the
time-gating mechanism, which shuts down the SPAD (by reducing its cathode voltage
to 0V) with the appearance of the laser pulse. INV1, INV3 and RRST form the auto-
reset loop, which resets the SPAD after each time the SPAD generates a pulse at its
output. RRST is a configurable resistor, which its value can be modified by the bank
of registers (see Fig.2.9). The RC constant of RRST along with the parasitic capacitor
Cpar determines the reset time of this loop. The sizing [52] of inverter INV1 is chosen
in such a way that it can detect a pulse at the output of the SPAD, while the SPAD is
biased with over-voltage as low as 0.5V. Now the output of the pixel detection circuit,
which is an active low, is fed into the asynchronous counter.
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2.2.6 Delay Locked Loop (DLL)
Fig.2.13 presents the block diagram of the DLL [53–55], which generates the required
clocks and timing signals for proper operation of the DCC.
Figure 2.13: Block diagram of the DLL.
The DLL is fed by a reverence clock, CLKREF , with the frequency of 80MHz
(T = 12.5ns), and which is synched with the appearance of the laser pulse. The core of
the DLL is the delay line, which in this case has 72 phase. These phases are generated
with 72 delay cells, which are regulated supply buffers [56] with supply voltage of
VREG = 830mV (this is the nominal supply voltage when the DLL is in its locked
state) and each introduces a delay of 173.6ps. Now the appearance of the rising edge
of the input reference clock is compared to the rising edge of the last delay cell output.
This is done by the phase-detector block, where any delays between these two edges
are converted to voltages which are fed into the charge pump block. The feedback
loop is closed through a unity gain operational amplifier (OPAMP). The OPAMP has
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two gain stages, with PMOS transistors in the input stage [51]. The amplifier has a
configurable (using the bank of registers ) Miller compensation network [57–59], for
frequency stabilization. Additionally, the output of the OPAMP can be set into a
high-Z state, for the cases that the close-loop will not function properly. This way will
allow to open the feedback loop and inject a proper signal from an external pad (a
testability mode – see subsection ”Testability and Debugging”). Finally, the phases
of the delay line are also fed into two MUXs, for generating the time-gating signal.
The bank of registers can configure the charge-pump, OPAMP, and the time-gating
blocks. Furthermore, the output of the charge-pump block and the OPAM can be
monitored through external pads for a testability mode (see subsection ”Testability
and Debugging”).
2.2.7 DCC TX Protocol and Timings of Output Data Streams
As mentioned in the previous section, the data from the probes is serially transmitted
outside of the chip for additional processing. In order to be able to decode the serial
data and accurately map it into a 2-D image, a TX protocol is suggested for all four
probes. Fig.2.14 describes the order of the bits to be transmitted outside of the chip.
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Figure 2.14: Order of the serial streamed out data (from a single probe).
For this purpose the 100 pixels, which are deployed on a single probe, are
numbered from 0 to 99. Pixel#0 is the most bottom pixel (which is next to the shank’s
tip), placed on the left column (notated with ”L”). The pixels are numbered along
the left column up to Pixel#49 which is the most left-top pixel. Same numbering
method is applied for the pixels on the right column (notated with ”R”), starting
from Pixel#50 up to Pixel#99. The 12 bits from each pixel is concatenated and
serially transmitted outside of the DCC, starting from Pixel#0 towards Pixel#99,
where the MSB is first to be transmitted and then last transmitted is the LSB.
Fig.2.15 describes the timings of the DCC’s output signals.
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Figure 2.15: Timings of the output data streams.
The following 6 signals are transmitted out of the DCC:
• VALID: An active high signal. It is an indication for the data recording unit
that the current TX data is valid and should be recorded. This signal is active
during 7.5µs.
• TXCLK: 160MHz toggling signal. This is the clock which is aligned to the TX
serial data. The falling edge of this clock is used for sampling the data and is
transmitted in bursts with 7.5µs duration.
• DATA#X: DATA#0, DATA#1, DATA#2 and DATA#3 are the serial data from Probe#0,
Probe#1, Probe#2 and Probe#3 respectively. Data is transmitted in bursts with
7.5µs duration.
Every 10µs (duration of the TX frame interval), the probes’ data is serially
transmitted, with the peak rate of 160Mbps (T = 6.25ns), which results in a data
burst duration of: 100× 12× 6.25ns = 7.5µs. The remaining 2.5µs of the TX frame
interval is idle, i.e., no data is transmitted out. As mentioned before, the timings of
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the system are designed in such a way that the data from the next TX frame interval
is immediately processed, so newly generated data will not be lost. With the above-
mentioned timings will produce a peak data rate of 640Mbps and an effective rate
of 480Mbps.
2.2.8 Testability and Debugging
As mentioned before, the DCC contains several testability features and structures,
implemented for chip debugging (e.g., bypassing non-functional blocks, monitoring
internal signals and compensation for process variations.) and for operation in various
modes. Some of these features can be controlled by external bias voltage/current,
while others are determined by setting different values in the internal bank of registers.
Listed below the description of the testability features and structures.
• Isolated probe: Probe#0 has isolated supply voltages and biasing signals from
the other three probes. In the case that one of the etched probes is accidentally
damaged (broken) due to mishandling, this may cause an electrical shortage
of the supply voltages and biasing signals that are shared between the probes.
In this case, Probe#0 can still function due to its isolation from the damaged
probe.
• Single SPAD structure: This structure contains a bare SPAD sensor (similar
to those being used in the probes), without being connected to any pixel de-
tection circuit. Its terminals are connected to external pads without any ESD
protection, because of negative voltages applied to the anode terminal. This
structure used for SPAD characterization.
• Single pixel structure: This structure contains only a stand-alone SPAD
connected to the pixel detection circuit. The output of the detection circuit is
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connected to an external pad, which is used for characterization of the pixel
detection circuit, isolated from the entire SPAD array.
• Quenching active resistor: Because the active quenching is implemented
with a PMOS transistor, so its gate bias voltage can determine its drain-source
resistance. The voltage is applied through an external pad.
• Auto-reset mechanism (pixel detection circuit): The delay of the auto-
reset mechanism, shown in Fig.2.12, can be configured by specific registers in
the registers’ bank. The entire mechanism can also be bypassed (i.e., being
turned off) by register configuration.
• Time-gating signal: The width of the time-gating signal can be configured by
specific registers from the registers’ bank. Additionally, the entire mechanism
can be bypassed.
• Mono-stable circuit: The width of the output pulse at the mono-stable cir-
cuit, shown in Fig.2.9, can be determined by applying external bias voltage
through an external pad. Additionally, the entire mechanism can be bypassed
(i.e., being turned off) by register configuration.
• Probes’ columns: The entire columns (right or left) of each probe can be
turned off by register configuration.
• DLL’s OPAMP: The OPAMP’s parameters (e.g., open-loop gain, bandwidth
and Miller compensation) can be configured, in order to cover variances in the
components’ parameters (due to technology process variations). The open-loop
gain can be determined by external bias current (through a pad) applied to
the stages’ of the OPAMP. The bandwidth and the Miller compensation can be
determined by register configuration. The output voltage of the OPAMP is mul-
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tiplexed (with use of an analog multiplexer) to an external pad for monitoring
and testing purposes. In the case the DLL’s control loop is not functioning, due
to fault in the OPAMP, the control loop can be opened by setting the output
of the OPAMP into a high-Z mode. With the use of the same aforementioned
analog multiplexer, an external voltage can be injected into the opened control
loop for setting the delay line’s regulation voltage, VREG.
• DLL’s charge pump: The charge pump can be calibrated by register config-
uration, and its output voltage can be multiplexed (by an analog multiplexer)
to an external pad for monitoring and testing purposes. Additionally, in the
case of a fault in the design, its output can be set into a high-Z mode, and an
external signal (through a pad) can be applied to this node.
• Multiple-phase clock generator: Critical signals in the clock generator’s
state machine can be multiplexed (by a digital multiplexer) to an external pad
for monitoring and testing purposes.
• Testability structures: These are testability devices for testing the effect of
the thinning process on the devices’ parameters.
2.2.9 DCC Die Fabrication
The DCC is fabricated in CMOS 0.13µm process, with a metal stack of 8-layers.
Fig.2.16 shows photos related to the fabrication of the DCC.
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Figure 2.16: Fabrication of the DCC. (a) Snapshot of the die’s layout from VIRTUOSO
CAD design tool. (b) Micrograph of the die.
For best area utilization of the silicon, two identical chips are fabricated on
the same die. The chips are positioned tail-to-tail, in such manner that the probes’
tips of both chips are facing towards die’s center (see Fig.2.16(a)). The fabricated
die has dimensions of 7.4mm × 3.2mm, with total area of 23.68mm2, (includes the
bonding pads). The die has 166 pads in total (83 pads per a chip), in which only
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130 are functional. Fig.2.16(b) shows the micrograph of the die. The 4 shanks are
placed 600µm apart, with dimensions of 3mm× 110µm. The pixels (100 per a probe)
are deployed along 2mm, and the last 1mm length is preserved for signal routings.
The data processing units, registers’ bank, I/O buffers, DLL, multiple-phase clock
generator, biasing circuits, and test structures are all placed outside of the probes, in
an area referred to as the “head” of the probe. The single SPAD and pixel structures,
which are required for various experiments, are also placed in the head area.
2.2.10 Etching and Thinning Post-Process
* The below-mentioned etching and thinning post-processing is defined
and performed by Roukes Group, Caltech.
In order to be able to use the D-Pixels Camera Chip for invivo experiments,
the fabricated DCC die shown in Fig.2.16(b) should be separated to produce two
separated DCC chips, which is done by etching process. Additionally, in order to
minimalize the brain-cells displacements and potential damages to the tissue, only
the shanks (not the head) should be thinned to ∼ 50um thickness. However, the
head is kept thick for easy handling. Below summarizes the procedure of the etching
and thinning post-process.
1. Photoresist is applied on both sides of the DCC die.
2. Chromium (front side of the silicon) and Aluminum Oxide (back side of the
silicon) is deposited and lifted off to create a hard mask.
• Front side hard mask is to define the shape of the shanks and to protect
the aluminum bond pads.
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• Backside hard mask is to protect the shanks’ head (is kept thick for easy
handling).
3. Etching is done with the use of inductively coupled plasma dry etches.
4. The silicon under the probes is etched away to create released probes of approx-
imately 50µm thickness.
5. An aluminum etchant is used to remove the aluminum oxide (with the chromium
protecting the aluminum bond pads on the front side).
6. A chrome etchant is used to remove the chromium.
Fig.2.17 describes the images taken by a scanning electron microscope (SEM)
of the etched DCC dies.
Figure 2.17: SEM images of the etched DCC die. (a) Image of 4-shanks and the head.
(b) Image of the shanks. (c) Zoomed image of the shank’s tip.
Fig.2.18 is a photo taken from the etched DCC, placed on top of a PCB for
mechanical support. As mentioned before (see subsection ”Testability and Debug-
ging”) some testability structures are implemented inside the DCC in order to test the
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effect of the thinning process. One of these structures is a diode-connected NMOS de-
vice, nfet33 (3.3V rated N-type MOSFET), with W/L dimensions of 10µm/800nm.
Section3.2.10 will present the lab measurement results for this structure.
Figure 2.18: Photo of the etched chip (mounted on a PCB).
2.2.11 Laser Source
The laser source chosen for lab measurements is Fianium supercontinuum SC450-2.
Its spectral bandwidth ranges from 450nm to 2400nm, with a peak at 1100nm and
with a maximum repetition rate of 20MHz. Fig.2.19 describes the laser’s power
spectral density.
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Figure 2.19: Fianium supercontinuum SC450-2 laser - power spectral density (from
product’s data sheet).
Fig.2.20 describes the pulse width of the SC450-2. According to the spec the
laser has FWHM of ∼42ps, for the range of 540nm - 830nm wavelengths.
Figure 2.20: Fianium supercontinuum SC450-2 laser - pulse width (from product’s
data sheet).
As mentioned in Fig.2.9, an external reference clock source, CLKREF, of
80MHz which is synced to the laser’s pulse appearance. The laser generates an
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electrical output pulse (matched to an impedance of 50Ω), which is synced to the
appearance of the optical pulse. However, since the DCC is designed to work with an
80MHz clock, external circuitry is designed to generate 80MHz clock source from the
20MHz laser output pulses. Fig.2.21 describes the content of this block. The pulses
from the laser’s output, with an amplitude of 20mV, are fed into a fast comparator to
shift the level of the input signal from 20mV to 3.3V. Then the comparator’s output
is fed into a DFF to generate 50% duty cycle reference clock before it is fed into the
PLL. The PLL multiplies its input reference clock (i.e., 10MHz clock) by 8-times to
obtain the desired 80MHz clock for the DCC.
Figure 2.21: On-board PLL clock multiplier.
2.3 Design of the Testing Boards
For performing various experimental measurements with the DCC, two types of PCB
are designed: a main-board, which is referred to as MOTHER BOARD and a mini-
board which is referred to as INVIVO BOARD. Fig.2.22 shows the photos of these
boards.
42
Figure 2.22: MOTHER BOARD and INVIVO BOARD.
The MOTHER BOARD contains various blocks, which are required for the
DCC’s functionalities, such as supply voltages, biasing signals, line drivers, PLL,
FPGA, bypass and testability options. In addition, it contains a BGA socket with
272 pins, to which the DCC die is connected. A 40 pin width and 20cm long flat
cable interfaces between the MOTHER BOARD and the INVIVO BOARD. While the
MOTHER BOARD is designed to support the un-etched die, the INVIVO BOARD
is designed to support the etched and thinned DCC die for experiments performed
within the brain’s tissues.
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2.3.1 MOTHER BOARD
Fig.2.23 describes the MOTHER BOARD, which has 5 metal layers (3 layers for
signal routings and two layers for power plan and GND) and with a thickness of
0.062 inches. It is fed by a single power source of 12V. Several voltage regulators
produce all the required supply voltages for the DCC. In addition, the biasing signals
are generated on the board, with the use of trimmers to enable adjustment of the
biasing signals to various values. The outputs of the single SPAD and single pixel
structures are monitored via dedicated SMAs. An FPGA is mounted on the board,
which is used to configure the DCC’s bank of registers.
Figure 2.23: Photo of the MOTHER BOARD.
A 40 pin, flat cable mini-connector is mounted to interface between the main
and mini boards. Low-voltage differential signaling (LVDS) IC is used to enable
current-mode signaling between the main and mini boards, through the 20cm flat
cable. Bypass and testability components are integrated to allow testing the DCC’s
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testability and debugging features (see subsection ”Testability and Debugging” above).
The laser’s clock pulses, with an amplitude of 20mV and repetition rate of 20MHz,
are fed into an onboard fast comparator and PLL for pulse reconstruction and fre-
quency boost to 80MHz (see Fig.2.21). The 272 pin BGA socket allows testing the
un-etched DCC die. For protecting the wire bonds of the die, two types of Epoxy
adhesives are used (FP4451 and FP4450). Fig.2.24 shows the photos of the DCC,
which are attached and bonded to the BGA substrate.
Figure 2.24: Wire-bonding of the DCC die to the 272 pin BGA substrate.
Several revisions of the main board were designed during the research, which is
presented in Fig.2.25. Fig.2.25(a) is the first version of the board, which includes only
supply voltages and biasing signals for the DCC die. Fig.2.25(b) is the second version
of the board which also includes data acquisition capabilities, DCC’s internal registers
configuration and testability options. This version does not include the interface to
the 40 pins flat cable, to connect between the MOTHER and INVIVO boards.
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Figure 2.25: Main board’s versions. (a) First version of the board with no capability
of signal acquisition. (b) Second version of the board, supporting data acquisition,
data recording unit interface, FPGA and testability features.
2.3.2 INVIVO BOARD
Fig.2.26 describes the MOTHER BOARD, which has a 5 metal layers (3 layers for
signal routings and 2 layers for power plan and GND) and with a thickness of 0.031
inch. The board includes a U-shaped PCB section, which is used to support the
probes of the etched die. Before inserting the etched DCC into the brain’s tissues,
for invivo experiments, the U-shaped section is snapped off, to expose the probes for
tissue insertion.
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Figure 2.26: Photo of the INVIVO BOARD. (a) Top side of the board. (b) Bottom
side of the board. (c) A DCC die wire-bonded to the INVIVO BOARD.
The board has a custom design bondable substrate (made of soft-gold coated
pads), with total number of 83 bonding pads. Fig.2.27 describes the bonding diagram
of the DCC to the custom design bondable substrate, which is implemented on the
INVIVO BORAD.
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Figure 2.27: Wirebonding diagram of the custom design bondable substrate (inte-






This chapter describes the lab’s measurement setups and the experimental measure-
ments which are done to test the performance of the DCC. The majority of the
experiments are done with the use of MOTHER BOARD - DATACQUIS7P0#1 (see Ap-
pendix B), to which the DCC interfaces with the use of a BGA socket. Free-space
optics is used to focus the light beam on the DCC surface, using lenses, mirrors, and
a microscope. Section3.1 describes the testing setup is, which is used for the ma-
jority of the experimental measurements, while Section3.2 contains the experimental
measurements and the results taken with the DCC.
3.1 Measurement Setups
Fig.3.1 presents the test-bench scheme which is used for the experimental measure-
ments. The testing board, which is used for the majority of the measurements, is
MOTHER BOARD - DATACQUIS7P0#1. Peripheral equipments are also used (in addition
to the MOTHER BOARD) such as logic analyzer, function generator, oscilloscope
and power supplies. Furthermore, the test-bench uses free-space optics to focus the
light beam on the DCC’s surface, with the means of lenses, mirrors, passive filters
and microscope. The list of the peripheral equipment with their default settings are
presented in AppendixB. The light source Fig.3.1 can be switched between ambient
light, supercontinuum laser (Fianium SC450) and white light source (Xcite series 120.
In addition, passive filter with a wavelength of 488nm is used for the majority of the
experiments (in some cases, a filter with 525nm wavelength is used instead). Fig.3.2
shows a photo of the actual test-bench, showing a 488nm wavelength light source
focused on the DCC surface.
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Figure 3.1: Scheme of experimental measurements’ test-bench.
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Figure 3.2: Photo of the experimental measurement test-bench.
3.2 Experimental Measurement Results
This section presents the experimental measurements and results performed with
the DCC. Most measurements are done with the use of the default DCC’s internal
registers’ settings and equipment’s setups, which are described in AppendixA and
AppendixB respectively. In cases which different settings are needed than the default
ones, those settings are explicitly mentioned in the experiment’s content. Further-
more, all presented measurements are taken in room temperature.
3.2.1 Characterization of the SPAD
The characteristics of the SPAD, as the core-sensing device of the DCC, plays a
key role in the DCC’s performance. For this purpose, the following experiments are
done for the characterizing the breakdown voltage, dark count rate (DCR) and pho-
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ton detection probability (PDP). For the following measurements, the single SPAD
structure (see subsection “Testability and Debugging”, in Chapter2) is used as the
structure under test.
Measurement Setup
The following setup is used for the measurement. A counter with a trigger level
of 10mV and integration time set to 10s is used for counting the photons’ hits. In
addition, a passive quenching circuit is used, which is illustrated in Fig.3.3.
Figure 3.3: Schematic of the passive quenching circuit (integrated into the MOTHER
BOARD.
The quenching resistor in Fig.3.3 has a value of 100.19KΩ (measured value).
The SPAD’s anode negative voltage, VA, is set to obtain the desired over-voltage.
The output of this circuit, Vout, is connected to an oscilloscope or a counter. Fig.3.4
is a photo of the physical test-bench for this experiment.
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Figure 3.4: Photo of the measurement test-bench.
Measurement Results and Discussions
For breakdown voltage (Vbd) measurements, Vout in Fig.3.3 is connected to the scope.
The scope is set to “AC” coupling input, “NORMAL” trigger mode and -2mV as the
trigger level. The trigger level is set as low as possible to capture the avalanche event,
but it should be high enough above the noise level (to eliminate false detection).
Then, the anode voltage is swept from low to high negative voltage values, to obtain
a wide range of over-voltages. Once the scope captures an avalanche event (i.e., low
drop at Vout), then (2.5+|VA|) is recorded as the breakdown voltage. Fig.3.5 describes
an avalanche event captured by the scope’s triggering system.
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Figure 3.5: Avalanche event occurs at the breakdown voltage.
Ten various SPADs are measured in this experiment, and the results show a
range of 12.30V - 12.42V for the breakdown voltage. For the DCR characterization,
the SPAD’s surface is covered with black masking tape. Then the over-voltage is
swept over a range of 0.25V - 1.50V, in steps of 0.25V. Then the obtained counts are
recorded and averaged throughout 10s. Fig.3.6 shows the measured mean value of
DCR versus over-voltage. The DCR at Vov = 0.5V is 7.3 counts/s, 59.7 counts/s at
Vov = 1.25V and 181.4 counts/s at Vov = 1.5V. Fig.3.7 shows the measured standard
deviation value of DCR versus over-voltage. The obtained standard deviation is 41.5
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Figure 3.6: DCR mean value.
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Figure 3.7: DCR standard deviation value.
For the PDP measurement, the same passive quenching circuit in Fig.3.3 is
used. In addition, a xenon arc lamp (Spectral Products CM110 monochromator ) is
used to produce a narrow-band light source. Then the output of the monochromator
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is passed through a 2-inch integrating sphere to produce a uniform illumination over
the SPAD’s surface. For obtaining the PDP, first the photon flux should be obtained





where P is the power recorder by the light power detector in [Watts], λ is the
wavelength in [meters], h is Planck’s constant in [Joules×s] and c is the speed of light
in [meter/s]. The SPAD’s active area is an octagon shape with a side of 2µm length,
resulting in an area of AS = 19.2µm






Fig.3.8 shows the measured PDP versus wavelength, for various over-voltage
settings. It is shown that the peak sensitivity occurs at 450nm which is consistent
with the shallow junction depths in the 0.13µm CMOS process [38]. As expected, the
PDP increases with increasing the over-voltage.
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Figure 3.8: SPAD’s PDP.
Conclusions In the current research, the wavelength of interest would be 515nm,
which relates to the emission wavelength of the fluorescence. For an over-voltage of
Vov = 1.3V and wavelength of 515nm, the obtained PDP is ∼ 8%, while the DCR
according would be 67 counts/s (for the same over-voltage setting). The measured
DCR and PDP agree with the results presented in [38].
3.2.2 D-Pixels Camera Chip Aliveness Signals
As described previously in Section2.2, the following six signals coming out of the
DCC:
• DATA#0, DATA#1, DATA#2, DATA#3 - serial data streams coming out from the four
probes, with a rate of 160Mbps per a probe.
• VALID – an indication that the data is valid.
• TXCLK - 160MHz clock burst (active for 7.5µs and idle for 2.5µs)
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This experiment describes the measurement of these signals which are com-
ing out of the DCC. The signals are measured at the output of an onboard IC
(74VCX16244), which is a level-shifter and bus driver. For this measurement, the
entire pixels array on the DCC is used as the structure under test.
Measurement Setup
The following setup is used for this measurement. No light source is used in this
experiment (i.e., complete darkness) and the SPAD is set with bias over-voltage of
1.3V.
Measurement Results and Discussions
Fig.3.9 describes the VALID signal, indicating that the signal streams from all four
probes are valid and ready to be recorded with the data recording unit.
Figure 3.9: The VALID signal.
It is seen that the period of the signal is 10µs, with 7.5µs at a high level
(3.3V) and 2.5µs being at a low level (0V), a result that matches the design’s spec.
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Fig.3.10(a) shows the serial data streamed out of Probe#2 in completed darkness,
i.e., the source which generates the presented signal (sharp peaks) is the DCR. This
result shows that in average, the interval between two peaks is ∼12ms, i.e., every
12ms there is a signal received from a SPAD/s in the array. This results makes sense
because it is in the same order of the DCR shown in Fig.3.6 for over-voltage of 1.3V
(i.e. 67 counts/s). Fig.3.10(b) shows the same signal but within the influence of
the weak ambient signal. Again as expected the density of the peaks is increased
compared to the complete darkness case. A similar waveform is obtained from the
other three probes, i.e., Probe#0, Probe#1 and Probe#3.
(a) (b)
Figure 3.10: The DATA#2 signal. (a) Complete darkness. (b) Weak ambient light.
Fig.3.11 shows the 160MHz clock signal, TXCLK, which is used for the data
recording unit as a clock source to record the streamed out data. Fig.3.11(a) shows
the burst of the clock in the 10µs interval, in which it is active for 7.5µs and idle
for 2.5µs. The presented result is according the design spec. Fig.3.11(b) is a zoomed
view of the clock signal. The falling edge of this signal is used by the data recording
unit to sample the data. Fig.3.12 describes the on-chip circuit which generates the
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160MHz clock. The clock is generated at the output of an XOR gate, where its input
there is an 80MHz signal and its 900 phase shift.
(a) (b)
Figure 3.11: TXCLK signal. (a) TXCLK signal bursts in 10µs interval. (b) Zoomed view.
Figure 3.12: 160MHz clock generator on-chip circuitry.
However, the signal in Fig.3.11(b) has an asymmetric (with respect to the x-
axis) appearance, with a phase offset ±0.75ns. The reason for this is that one of the
signals feeding the XOR gate’s inputs, have large fall time compared to the other
signal, which results in an offset in the clock phases. However, this offset does not
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affect the data sampling because it is still within the sampling tolerance for data
recording unit.
Conclusions It is demonstrated that the DCC is functioning and toggling signals
are coming out of the chip. Since the DLL’s output phases generate the TXCLK
signal, this measurement is an indication that the DLL is functioning. Additionally,
because the multiple-phase clock generator generates the VALID signal, it indicates
that this block is fully functioning. And finally, DATA#2 signal indicates that the
SPAD followed by the pixel detection circuit, 12-bit counter, and the serializer are
functioning correctly.
3.2.3 D-Pixels Camera Chip Aliveness Images
As mentioned in Section2.2, the serial streamed out data from the chip is recorded by
the data recording unit, generating a raw raster data into a file. This data is mapped
into a 2-D image by a MATLAB custom code. The purpose of this measurement is to test
the MATLAB code, so making sure that the data is mapped correctly from the DCC
into a 2-D figure on a computer. Additionally, this measurement tests the proper
operation of the serial interface between the DCC and the FPGA, which is used to
configure the internal bank of registers. For this measurement, the entire pixels array
on the DCC is used as the structure under test.
Measurement Setup
The following setup is used for this measurement. Ambient light is used as the light
source, with no excitation filter, and the SPAD is set with bias over-voltage of 1.3V.
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Measurement Results and Discussions
The MATLAB code generates the following figures, by mapping the serial streamed out
data from the DCC into a 2-D plot. The plot is composed of five sub-plots, where the
four left sub-plots are the images captured by the four probes, i.e., Probe#0-3. Each
of these four sub-plots is composed of data captured by the 100 pixels, arranged into
two columns. The left and the right columns are notated with letters “L” and “R”
respectively, at the bottom of each sub-plot. The tip of the actual probe, is notated
with the letter “T” (corresponds to “tail”) and the head of each probe is notated
the letter “H”. The vertical numbers per sub-plot indicate the pixel number per a
column. In this case, the pixels are numbered from 0 (close to the tail, “T”) to 49
(close to the head, “H”). The most right plot is the color-map legend, indicating the
number of counts obtained by each pixel. Furthermore, the images are obtained by
integration of 10 frames (i.e., 100µs interval).
Fig.3.13 is the image obtained in complete darkness, with almost zero counts. This is
a reasonable result since the DCR is in the order of ∼67 counts/s for Vov = 1.3V (see
Fig.3.6). The short integration interval of 100µs is not sufficient to capture a signal
which occurs every ∼15ms.
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Figure 3.13: Image taken by the DCC in complete darkness (DCR).
Fig.3.14(a) presents the image obtained in the case that all the pixels are turned
off by configuration (changing the values of the related register inside the chip), while
Fig.3.14(b) presents the case in which all the pixels in the array are turned on. It is
seen in Fig.3.14(b) that different counts are obtained from different pixels (the counts
are not uniform) because the illumination light source is ambient light, which is not
controlled in a manner of its uniformity.
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Figure 3.14: Images taken by the DCC where: (a) all pixels are turned off by config-
uration, and (b) all pixels are turned on.
Fig.3.15(a) and Fig.3.15(b) show the case in which the right and left columns,
respectively, of all probes are turned off by configuration.
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Figure 3.15: Images taken by the DCC where: (a) right columns are turned off by
configuration, and (b) left columns are turned off.
A close look at Fig.3.14(b) and Fig.3.15(a,b) will show that the performance
of Probe#0 is different than the other probes (more counts are obtained in average
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at this probe than the others). It is due to the reason the supply voltages and biasing
signals for this probe are completely isolated than the other probes (see Section2.2),
resulting in a different performance compared to the other probes (since there is no
mutual interference from other probes into Probe#0’s supply voltages and biasing
signals).
Conclusions The experimental results indicate that the MATLAB custom design code
is working correctly by mapping the streamed out serial data into a 2-D image. Ad-
ditionally, the serial interface between the FPGA and the DCC’s internal bank of
registers is functioning correctly according to the design spec.
3.2.4 Profile of the Laser Pulse
The following experiment is done for obtaining the profile of the laser’s pulse. The
width of the time-gating window (of the DCC) is set to maximum, and the appear-
ance signal of this window is changed gradually. In this way, the DCC is used as
a time-domain integrating device, by dividing the time domain into small slices of
windows and integrating the number of the obtained photons per a window, which
is a convolution between the laser pulse and the time-gating window. For the follow-
ing measurement, the DCC’s single pixel structure (see subsection “Testability and
Debugging”, in Chapter2) is used as the structure under test.
Measurement Setup
The following setup is used for this measurement. Supercontinuum laser as the light
source, with an excitation filter of 488nm (center wavelength) and FWHM of 16nm.
The incoming photon flux is set to Φ = 6.9 × 1016 ph/s/m2. The SPAD is set with
bias over-voltage of 1.3V.
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Measurement Results and Discussions
Fig.3.16 shows the laser pulse profile, with the count rate versus the delay of the
integration window. This figure shows that the pulse profile has a rise-time of ∼750ps
and a fall-time of ∼500ps.
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Figure 3.16: Laser pulse profile (time-domain).
Pixel’s Maximum Count Rate
As stated before, the photon flux is set to Φ = 6.9×1016 ph/s/m2 for this experiment,
so the expected photon hit rate, detected by the detector, should be 1.2× 105. This
theoretical photon rate is much larger than the maximum photon rate obtained in
Fig.3.16, i.e., 639 counts/s. The mismatch between the theoretical and experimental
results can arise for several reasons. Because the output of the pixel detection circuit
may generate pulses with a very short duration, and besides, its output is fed into
an asynchronous counter (see Fig.2.10), some of these pulses can be lost (i.e., not
registered) by the input FF at the asynchronous counter, because of timing violations
(i.e., setup/hold timings and maximum clock frequency). This effect was not tracked
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in the simulation phase since the custom-designed model used for the SPAD is based
on a simplified model with guess parameters (and is not based on parameters ob-
tained from SPAD characterization measurements). Also, dead-time for the detector
may be longer than the expected in the simulation (due to inaccurate SPAD model,
explained in item#1 above), resulting in photons being lost by the detector. And
finally, the above mentioned theoretical calculation for the count rate relies on the
fact that the projected light on the detector has a uniform illumination, which is
not necessarily in this case with the current setup.
Conclusions The laser pulse has a very large profile compared to the profile given
in the datasheet, which should be ∼42ps (see Fig.2.20). This fact can explain the
experimental results in the next experiment.
3.2.5 Time-Resolved (Time-Gating) Performance
As discussed in Section2.1, the time-gating mechanism is an essential feature to enable
time-correlated single photon counting. The following experiment demonstrates the
time-resolved capability of the DCC to reject the laser background light. The DCC’s
single pixel structure is used as the structure under test.
Measurement Setup
The following setup is used for this measurement. Supercontinuum laser as the light
source, with an excitation filter of 488nm (center wavelength) and FWHM of 6nm.
The counter integration time is set to 5s and with incoming photon flux of Φ =
2.3× 1015 ph/s/m2. The SPAD’s bias over-voltage is set to 1.65V.
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Measurement Results and Discussions
Fig.3.17 describes the time-resolved capability of the DCC. The horizontal axis is a
relative delay of the time-gating window mechanism, while the vertical axis is the
count rate obtained at the output of the single pixel structure. The count rate (blue
curve) starts at a high value (∼830 counts/s), then drops off to a lower value (∼550
counts/s), when increasing the delay. Then, the count rate climbs back again to
approximately the same high value. The DCR for this chip is 548 counts/s (measured
value), for over-voltage of 1.65V. The DCR is shown by the black curve in Fig.3.17.
For delays between 3.0ns to 3.6ns, the measured count rate is 555 counts/s, which
matches the measured DCR for this specific chip. The main reason that the DCR for
this case is higher than the one presented in Fig.3.6 (which would be ∼67 counts/s
for over-voltage of 1.3V) is because a higher over-voltage is used (1.65V) in this case,
which results in higher DCR level. For this experiment, an over-voltage of 1.65V is
chosen because for this specific chip no signal is obtained with nominal over-voltage
of 1.3V.
























Figure 3.17: Time-resolved capability of the pixel detection circuit.
69
Fig.3.17 shows that the fall-time of the gating signal is 1.1ns and the rise-
time is 0.7ns. For comparison, the rise and fall times of the time-gating signal is
simulated with VIRTUOSO CAD tool. The simulation included the parasitic along
the time-gating signal path, from its source (i.e., DLL) to its destination, which is
the pixel detection circuit. Fig.3.18 shows the rise and fall times of the time-gating
signal, tgate b (low active signal). The simulated fall-time is 188ps, and the rise-time
would be 178ps.
Figure 3.18: Simulated rise and fall times of the time-gating signal.
Since the measured time-gating signal in a convolution between the simulated
time-gating signal (in Fig.3.17) and the profile laser pulse (in Fig.3.16), the slopes of
the laser pulse and simulated time-gating should sum up to obtain the slopes in the
measurement. Thus, the measured fall-time of the time-gating would be the sum of
the simulated rise-time and the measured rise-time of the laser pulse profile (shown
in Fig.3.16), resulting in 750ps + 188ps = 938ps, while the measured value is 1100ps
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(see Fig.3.17). In the same manner the expected rise-time of the time-gating signal
can be obtained, which should be 500ps + 178ps = 678ps, while the measured value
is 700ps (see Fig.3.17). These calculated slopes are close to the measured values.
Conclusions The results show the capability of rejecting the laser excitation light
(only dark count rate is obtained), which is one of the crucial features of the re-
search. The fact that the supercontinuum laser pulse has an extensive temporal
profile (hundreds of picoseconds) can directly affect the fluorescence decay measure-
ment, by introducing background light into the decay rate of the fluorescence signal.
Because the measuring targets for fluorescence decays with the order of ∼5ns, the
time-gating mechanism cannot completely block the laser light, and at the same time
to be able to detect the signal’s decay rate. However, there is a drawback from this
statement that will be discussed in Subsection3.2.8.
3.2.6 Pixel’s Sensitivity
The following experiment is defined in order to test the pixel’s sensitivity, i.e., to
check its capability to detect a signal in the presence of noise. Since the time-gating
mechanism is not relevant for this experiment (the laser light is the signal to be
detected), it is turned off with the use of registers’ configuration (see AppendixA).
The DCC’s pixels array is used as the structure under test.
Measurement Setup
The following setup is used for this measurement. Supercontinuum laser as the light
source, with an excitation filter of 488nm (center wavelength) and FWHM of 16nm.
The incoming photon flux is swept from the 1.1 × 1018 to 1.6 × 1018 ph/s/m2, and
SPAD’s bias over-voltage of 1.3V.
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Measurement Results and Discussions
Fig.3.19 shows the count rates of the signal and the noises versus photon flux. For this
purpose, the performance of Probe#2, row#14, right column pixel is tested. Since
the noise is a random signal, the plots of the noises represent the standard deviation.
Each noise’s plot refers to a standard deviation obtained after integrating the noise
over several frame intervals (each frame interval is 10µs size). Thus the plotted noises’
count rates refer to standard deviation obtained from integration intervals of 20µs,
60µs and 320µs, normalized to the integration interval. Increasing the integration
interval will increase the signal’s power which is proportional to the squared value
of the integration interval. However, noise power also increases with the integration
window but linearly with the integration interval. Thus, the SNR will increase linearly
with the integration interval size (for more details refer to AppendixC). Furthermore,
since the amplitudes of signal and noises are considered (i.e., units of [counts/s] are
used) and the noise level is normalized to the integration interval, so the measured
noise standard deviation should decrease linearly with the square root of the size
of the integration interval. As expected, Fig.3.19 shows that the noise’s standard
deviation is inverse proportional to the integration interval size. Now, comparing
this result with the DCR measurement presented in Fig.3.7 (which represents the
standard deviation of the noise), will result in the following conclusion. In Fig.3.7,
for over-voltage of 1.3V the resulted standard deviation is ∼41 counts/s, obtained
with T = 10s integration interval. However, in the measurement result presented in
Fig.3.19, for the photon flux of Φ=1.05×1018 ph/s/m2 the obtained count rate is 6707
counts/s for 32 frames integration interval (i.e. T = 320µs). In the case of increasing
the integration interval from T = 320µs to T = 10s, the noise standard deviation




= 38 counts/s, which close to the result obtained in
Fig.3.7. Fig.3.19 also shows the signal count rate versus the photon flux. The signal
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is integrated over a maximum interval of 436 frames (T = 4360µs) which is the
maximum recording depth of the data recording unit.
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Figure 3.19: Pixel’s (Probe#2, row#14, right column) sensitivity - signal versus noise.
Conclusions This experiment demonstrates that the standard deviation of the nor-
malized integrated noise is inverse proportional to the square root of the integration
interval T (which agrees with the theoretical results). Additionally, Fig.3.19 can be
used for evaluating (per a given photon flux) the number of integration intervals
needed in order to obtain a given SNR.
3.2.7 Pixel’s Linearity
The following experiment demonstrates the linearity of the pixel. Since the time-
gating mechanism is not relevant for this experiment (the laser light is the signal to
be detected), it is turned off with the use of registers’ configuration (see AppendixA).
The DCC’s pixels array is used as the structure under test.
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Measurement Setup
The following setup is used for this measurement. Supercontinuum laser as the light
source, with an excitation filter of 525nm (center wavelength) and FWHM of 50nm.
The incoming photon flux is swept from the 9.9 × 1016 to 1.1 × 1018 ph/s/m2. The
SPAD bias over-voltage is set to 1.3V.
Measurement Results and Discussions
Fig.3.20 shows the linearity of the pixel. For this purpose, the performance of
Probe#0, row#49, right column pixel is analyzed. Likewise the previous experiment,
the signal is integrated over a maximum interval of 436 frames (T = 4360µs) which
is the maximum recording depth of the data recording unit. The results indicate on
a good linear response to the incoming photon flux. Additionally, for photon flux of
1.1× 1018 ph/s/m2 the count rate is 8.4× 104 counts/s. For comparison, in Fig.3.19
for photon flux of 1.1 × 1018 ph/s/m2 count rate of 2.0 × 104 counts/s is obtained.
The difference between the count rates of these two pixels may arise from the reason
that different pixels may have a different response due to process variations.
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Figure 3.20: Pixel’s (Probe#0, row#49, right column) linearity.
Conclusions The tested pixel has an excellent linear response to the incoming
photon flux. Though the linearity of one pixel is demonstrated in this experiment,
other pixels in the array show a similar response.
3.2.8 Fluorescence Decay Rate Detection
For testing the capability of the DCC to detect a fluorescence decay rate, the following
experiment is performed. Alexa Fluor 488 dye is chosen as the fluorescence sub-
stance, with nominal excitation wavelength of 488nm and lifetime of 4.1ns1. Table3.1
describes the spec of the fluorescence substance. The DCC’s single pixel structure is
used as the structure under test.
1Lifetime measurements are made in water at 220C.
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PARAMETER VALUE
Excitation wavelength (max) - λEx 490nm
Emission wavelength (max) - λEm 525nm
Molecular Weight 570.48 g/mol
Quantum Yield 0.92
Lifetime 4.1ns
Solution’s concentration 438 µmol/L
Table 3.1: Alexa Fluor 488 dye spec.
Measurement Setup
The following setup is used for this measurement. Supercontinuum laser as the light
source, with an excitation filter of 488nm (center wavelength) and FWHM of 16nm.
The incoming photon flux is determined to Φ = 6.9×1016 ph/s/m2, with SPAD’s bias
over-voltage set to of 1.3V. Additionally, it is crucial that the top surface of the Alexa
Fluor solution (i.e., the first surface level that laser beam hits) will be controlled to
have uniform flatness, to avoid having any lens effect created by the top surface. For
this purpose a cylindrical reservoir is constructed to contain and fluorescence solution
with a diameter of 6.8mm and height of 165µm, resulting in a total volume of 6mL.
The bottom and the top of the reservoir are covered with 1Oz microscope coverslip,
to create a uniform flatness at the top of the solution. Fig.3.21 is an illustration of
the reservoir. The reservoir is placed on top of the DCC surface.
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Figure 3.21: Sketch of cylindrical reservoir for the fluorescence solution.
Measurement Results and Discussions
Fig.3.22 demonstrates the fluorescence decay rate measurement versus relative delay.
The blue circles indicate the measurement results, forming an exponential decay rate
of τ=2.0ns (this number is obtained with the use of an exponential fit function,
which is shown in a red line). The cyan line is an ideal exponential decay rate of
τ=4.1ns, which is the rate of the fluorescence substance. The difference between
the experimental decay rate of τ=2.0ns to the decay rate in the spec (τ=4.1ns)
can arise from the following reasons. The decay rate of τ=4.1ns is measured for the
temperature of 220C. Since the reservoir is placed on top of the DCC, the temperature
Of the fluorescence substance is higher than 220C (due to electrical power dissipation).
Higher temperature results in a lower value for the decay rate [60]. Also, as mentioned
in Subsection3.2.4, the dead-time for the pixel detection circuit may be longer than
the expected in the simulation (due to the SPAD guess model), resulting in photons
being lost by the detector, due to pile-up effect [40]. In this scenario, the average
measured lifetime becomes shorter, which can explain the shorter lifetime measured
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in the experiment. In Subsection3.2.5 a concern is raised in regard the wide profile
of the laser pulse (compared to the targeted lifetime to be measured), which would
introduce background light into the decay interval of the fluorescence signal. Though
light with a wavelength of 488nm, has the absorption length of 4.3µm−1 in pure
water [61], the laser light cannot travel into the fluorescence solution without being
scattered by the fluorescence substance molecules. Thus, the probability that the
laser light will hit the DCC detectors directly is very low. The proof for this claim
can be shown in Fig.3.22. For delays greater than 1.2ns, the count rate drops below 70
counts/s, which is the DCR for over-voltage of 1.3V. In the case that the fluorescence
substance would not scatter the laser light source, the count rate mentioned above
should be much higher than the DCR.























Alexa Fluor 488 decay rate
measurement
exp. fit of  = 2.0ns
exp. decay of  = 4.1ns
Figure 3.22: Fluorescence decay rate measurement - Alexa Fluor 488 dye.
Conclusions This experiment demonstrates the capability of the DCC to detect
fast (¡5ns) fluorescence signals, while rejecting the background light (laser pulse). This
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capability is one of the crucial features of the project targets, which is successfully
demonstrated in this experiment.
3.2.9 Localization and Mapping of Light Spot
For demonstrating the capability of the DCC to locate and map a light source spot,
within a single pixel resolution, the following experiment is performed. A focused
light source with an approximate diameter of 87µm is projected on the surface of the
pixels array. Given a pixel size of 37µm × 2637µm (see Fig.2.6), the projected light
spot should cover, at least, four adjacent pixels in the same probe. In this experiment,
the light source is targeted to cover Probe#1, rows #12 and #13.
Measurement Setup
The following setup is used for this measurement. Xcite series 120 (white light source)
is used as the light source, with an excitation filter of 488nm (center wavelength) and
FWHM of 16nm. The SPAD’s bias over-voltage is set to 1.3V.
Measurement Results and Discussions
Fig.3.23(a) describes the location of the 87µm diameter light source on the surface of
the DCC. The light source is projected on Probe#1, rows #12 and #13. Fig.3.23(b)
is the image obtained from the DCC, within 10 frames integration interval (i.e. 100µs
time interval). It is seen in the obtained image, that Probe#1 with rows #12 and
#13 are illuminated, which are exactly the targeted probe and pixels. Additionally,
it is shown that row #11, right column is slightly illuminated. It is because of the
size of the spotlight larger than the diameter of four pixels, causing adjacent pixels to
illuminate as well. Furthermore, row #12 right column is less illuminated than the
other pixels, which may relate to the fabrication yield of the pixels.
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Figure 3.23: Localization and mapping of a light source. (a) Location of a 87µm
diameter light spot on the DCC’s surface. (b) Image generated by the DCC.
Conclusions This experiment demonstrates the capability of the DCC to precisely
localize and map, into a 2-D image, a light source within a pixel resolution. The
localization capability is one of the crucial features of the project targets, which is
successfully demonstrated in this experiment.
3.2.10 Static Characterization of Diode-Connected MOSFET
As mentioned in subsection ”Testability and Debugging”, testability structures are
implemented in the DCC for testing the effect of the thinning process on the devices’
parameters. One of these structures is a diode-connected NMOS device. This device
is nfet33 (3.3V rated) with W/L dimensions of 10µm/800nm. In this experiment,
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the I-V curve of this device is measured
Measurement Setup
Fig.3.24 describes the test bench for this test structure. A probe station is used in
order to access the desired pads of the test structure in the DCC.
Figure 3.24: Test-bench for testing the diode-connected NMOS test structure.
Measurement Results and Discussions
Before applying the etching and thinning post-processing, the I-V curve of the tran-
sistor is measured, and the results are shown in Fig.3.25.
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Figure 3.25: Measured I-V curve of a diode-connected nfet33 - prior to post pro-
cessing.
As expected, a square behavior of the I-V curve is observed. Now for the
next step, the post-processing is applied on the DCC die (the same device that is
used in the previous measurement). Now the same measurement is performed on
the etched device. In this case, the transistor showed no current in response to the
VDS voltage applied across its terminals. Microscope images photos of the etched
die are taken to trace the source of the problem. The images indicate that some of
the pads (Aluminium) are destroyed during the etching process. Fig.3.26 show the
images of the etched die. Most of the exposed Aluminium structures in the die (i.e.,
bonding pads) are damaged. Additionally, top routing signals, especially at the die’s
periphery are also damaged. The fact that the bonding pads are damaged explains the
measurement result that no current is obtained from the test structure once applying
a voltage to its terminals.
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Figure 3.26: Etched die microscope photos. (a) Photo of the corner of DCC’s head
with corrupted bonding pads (black color). (b) Photo of the pixels array with dam-
aged upper metal routing.
Conclusions The post-processing recipe has to be modified, in specific the part




Research Summary and Further
Work
As mentioned before, one of the main challenges of producing a probed-based version
of a fluorescence microscope is the rejection of the light used to excite the fluorescent
reporters. This is commonly done in the spectral domain with band-pass filters for
free-space microscopy. However, these filters are not implementable with the proper
optical density at the probe scale. The probe-based photo-detectors must be capable
of rejecting the excitation light and capturing only the fluorescent response without
the use of optical filters. The time-gating mechanism accomplishes this capability,
implemented in the DCC. Its experimental performance is demonstrated in Fig.3.17.
With a proper delay of the gating window, it is shown that the laser light is completely
blocked and the only source for the count rate is the DCR. Furthermore, Fig.3.22
reveals the ability of the time-gating mechanism, associated with an Alexa Flour 488
fluorescence dye, to detect decay rate of fast fluorescence substance, with a lifetime of
τ ' 4ns. These measurement results demonstrate proper operation of the time-gating
mechanism, which is a key feature for lens-less fluorescence microscopy. An additional
important feature of the DCC is to precisely locate and map a light source, within
a single pixel resolution. This property is vital for reconstructing an image obtained
from the stimulated neurons. Fig.3.23 demonstrates this ability of the DCC. A light
source with an 87µm diameter is projected on the surface on the pixels array. The
resulting serial data out of the DCC, associated with a custom MATLAB code for image
reconstruction, demonstrate the precise localization and mapping of the light source
on the image.
Figure 4.1: Setup for testing the DCC’s angular sensitivity (after modifying it with
narrow detection filed).
It was mentioned before that the DCC has a very wide angular detection filed,
which makes the mapping of the targeted neuron almost impossible. The wide an-
gular detection is demonstrated in Fig.2.8 . For example, in the case that a neuron
is placed at 280µm height (in Z-axis)above the DCC surface, all pixels in a radius
of 466µm (maximum radius which relates to θW = 59
o) will potentially detect the
emitted light from this neuron. For efficient mapping, the DCC must be engineered to
have appropriate narrow detection filed. Fabrication of micro-lenses [62–65], placed
on top of the pixels’ sensors, can achieve appropriate narrow detection filed. Addi-
tionally, for testing the applied angular sensitivity, fluorescence beads can be placed
at different heights above the DCC. A possible setup for this experiment is illustrated
in Fig.4.1, in which a fluorescence bead with 10µm diameter is attached to the end of
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an optical fiber. Then the bead is excited with a proper wavelength, and the emission
of the fluorescent light can be detected by specific pixels, based on the bead‘s height,
its position in the X-Y plane and the detector’s angular filed. The position of the
bead can be controlled with a micro-manipulator.
Upon achieving successful results from the etching and thinning process, which has
major importance on minimizing the damage to the living tissues (for invivo exper-
iments), its effect on CMOS 0.13µm passive and active devices must be evaluated.
Examples for parameters that can be affected by the thinning process could be the
electrical resistance of the metals and their performance due to electromigration [66],
threshold voltages of the MOS transistors, their mutual-conductance (gm) and output
resistance (ro), high-frequency performance. For this purpose, the implemented test
structure inside the DCC can be used, which is shown in Fig.3.24.
Moreover, finally, the etched and thinned DCC, associated with the angular sensi-
tivity field and the custom design INVIVO BOARD (see Fig.2.22), should be used
for performing invivo experiments in mouse’s brain. The resulting fluorescence emis-





Advanced Control System for
Optical Data Communications
Introduction
This chapter contains the motivation and the background for the proposed advanced
control system for data communication systems. An overview of related works, is
discussed later, followed by the innovation and challenges of the current research.
And finally, the outline of the thesis is presented.
5.1 Background and Related Work
For the last decade, the emergence of commercial data applications and the contin-
uous demands for fast, low latency and high accessibility to data information re-
sources has dramatically increased the need for wide-bandwidth data communication
systems, with a focus on low energy consumption. The requirements for such band-
widths have motivated the replacement of traditionally electronic links with optical
links, for applications such as access networks, supercomputers, chip-to-chip inter-
connects, and data centers. Moreover, optical links increase the energy efficiency of
data transfer, because at high frequencies only the end receiver must be electrically
charged/discharged, due to its capacitive properties. However, with the use of very
high data rates within complex optical-network topologies, power consumption be-
comes a major concern, which must be addressed.
Within the emergence of Silicon Photonic (SiP) technology, integration of optical de-
vices for chip-scale communications [67] has been made available by a wide number of
fabrication foundries. The foundries support a variety of devices for fabrication, in-
cluding photodetectors, Mach-Zehnder modulators (MZM), switches, optical splitters
and micro-ring resonators (MRR). The MRR [68] is one of the core blocks in optical
network applications, due to its low power consumption, narrow wavelength selec-
tivity, and small footprint. Additionally, MRRs are commonly used in wavelength
division multiplexing (WDM) applications [69, 70], because of their modulation ca-
pabilities and wavelength filtering capabilities. Because of their high thermo-optic
coefficient in silicon, local temperature changes can shift the resonance from its op-
timum point [71]. This shift will reduce the received signal’s power and introduce
crosstalk in filters [72]. For addressing the resonance shift problem, feedback loops
which compensate the resonance shift with integrated heaters, have been proposed.
Part of these feedback loops detects the wavelength shift by sensing the local tem-
perature with an integrated p-n junction. Other methods offer to tap a portion of
the incoming optical power with integrated photodetectors. However, these solutions
are associated with increased footprint area, optical power budget and additional I/O
ports for the temperature-sensing device. The use of doped resistive heaters [68], for
adjusting the MRR’s wavelength, and the photoconductive effect to sense the coupled
optical power through the heater, has been demonstrated in [73,74]. Relying on this
effect to monitor and tune the MRR’s resonance, eliminates the need for photodetec-
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tors or power taps, and at the same time leverages the same contact pads for both
the monitoring and tuning the MRR.
This part of the research addresses the problem of initialization and temperature
stabilization of silicon photonic devices, with a major focus on power consumption
reduction. An ultra-low power control system, which is based on a gradient detection
algorithm and implementation using analog design low power approach, is proposed
and demonstrated. It is designed in such a way so it can be integrated with the
MRR into a silicon die, as an optical communication filter with a self-
contained control loop. The suggested control system, which is referred to as
Analog Gradient Detection Algorithm (AGDA) control system, uses the aforemen-
tioned photoconductive effect to sense the optical power and tune the wavelength to
the desired point with the heater. This way eliminates the need for additional I/Os
and avoid the optical power loss which is introduced by with the use of a photodiode
as the sensing device for the control loop. Though the proposed system is targeted
to control MRRs, it can be easily expanded for other SiP devices.
In [75] a single digital I/O for control and a feedback loop is implemented to re-
place the conventional data converters. The control algorithm is implemented on an
FPGA, which requires a large power consumption due to large toggling gates. This
is due to the reason that these devices have an overhead of power consumption to
activate their peripheral devices and the gate level implementation is not optimized
to the specific system to be controlled. [76] tap a portion of the optical signal which
is dropped from the MRR and applied as an analog feedback signal to the heater’s
bias voltage. However, this technique requires additional I/Os for the photodiode
(used as the sensing device) which also drops the incoming optical power. Digital
feedback loops [70, 77, 78] rely on solutions with the use of data converters, which
require a large number of I/O pins and are power hungry solutions. [73, 79] use the
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photoconductive effect [80] for the control system. This approach reduces the need
for additional I/O pins to sense the center wavelength and doesn’t generate losses
in the incoming optical signal by sensing its power. However, there is no focus on
ultra-low power design of the control system.
5.2 Innovations and Challenges
As previously mentioned, the proposed control system uses discrete analog compo-
nents in order to achieve the maximum reduction in power consumption. The primary
challenge is to design an architecture that dramatically minimizes the power consump-
tion and can be implemented as an integrated circuit (IC), for additional power and
area reduction. Since the system is designed and simulated with a commercial circuit
design tool, there is a need to develop a circuit-level model for the photoconductive
effect. For this purpose, a VERILOG-A model is proposed and validated. Furthermore,
to achieve maximum matching between the simulations in the CAD design tool and
the implementation using discrete commercial components, reliable circuit models
have to be developed, for an accurate description of the devices’ electrical properties.
Additionally, the system does not require any digital processing circuits, which elim-
inates the need for analog-to-digital, digital-to-analog converters (ADCs and DACs),
field-programmable-gate-array (FPGA) and memory devices. The large area these
components consume usually make them power hungry devices because of their size-
able toggling logic gates. A minimum number of flip-flops (FFs), as low as two, is
used to implement the finite state machine (FSM), with a clock-free mechanism. A
design based on a clock-free mechanism, not only reduces the power dramatically, but




The remainder of this research part is organized as follows. Chapter7 presents the
analog gradient detection algorithm is discussed, which is the proposed algorithm for
slope detection of the photoconductive effect and implemented with discrete analog
components for achieving ultra-low power consumption. Later this chapter contains
the block diagram of the control system, with an implementation based on commer-
cial electronic devices. For circuit-level simulation, a VERILOG-A model is proposed,
associated with circuit level design methodology and electrical models for the com-
mercial electronic devices. Then the simulation results of the of the control system,
using the VIRTUOSO CAD design tool, associated with the performance of the system
are discussed. The last topic to be presented in this chapter is the designed PCB
for the control system. And finally, Chapter7 summarizes the research results and






This chapter contains the proposed ultra-low power control system, which is based on
a gradient detection algorithm and implementation with discrete analog components.
A suggested gradient detection approach is discussed, which serves as a basis for the
control system. The block diagram of the control system is presented later in this
chapter, including a proposed VERILOG-A model for the photoconductive effect for
circuit level simulations. Then presented the simulation results of the control system,
with the use of circuit VIRTUOSO CAD design tool. The last topic to be presented is
the implementation of the control system with discrete components.
6.1 Ultra-Low Power Initialization and Tempera-
ture Stabilization Control System
The main goal of an optical communication system is to efficiently and reliably trans-
mit as many as wavelength division multiplexing (WDM) channels (signals) in a given
bandwidth. In most cases, these signals are transmitted independently and use the
same modulation scheme. For achieving a reliable communication system, the bit
error rate (BER) should be maintained below a predefined maximum value, or in
other words, a minimum level of signal-to-noise ratio (SNR) must be achieved. This
fact imposes a minimum required level of power for the transmitted signals. Thus in
optical communication systems, with a large number of channels and high bit rates,
power consumption becomes a critical resource which must be addressed. Further-
more, in these systems where the channels (carriers) are densely packed and utilize
high data rates, there is a power leakage between adjacent channels. This power leak-
age is termed as crosstalk [81–83]. Crosstalk introduces noise from adjacent channels
into the desired channel to be detected, which affects the system’s performance, i.e.,
degradation in bit error rate due to reduced SNR. The amount of the power leak-
age depends on the following parameters: the carrier spacing, the transmitted power
of the adjacent carriers and spectral properties of the modulation scheme. The ef-
fect of the crosstalk becomes worse when wavelength shifts are introduced at the
receiver’s filter, due to sensitivity to fabrication variations or temperature changes.
As a result, the received signal’s power is decreased, while the crosstalk is increased.
However, since the use of crosstalk cancellation algorithms [84–88], are not feasible in
high rate and low latency data communication systems, it is crucial to maintaining
a low power stabilization techniques for the optical filters. This section presents
an ultra-low power initialization and temperature stabilization control system for
the optical filters. The proposed system, which is referred as to Analog Gradient
Detection Algorithm (AGDA) Control System (or AGDA) in this work, is based on a
design approach which uses analog components for reducing the power consumption
of the circuits.
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6.1.1 Micro-Ring Resonators and the photoconductive Effect
Micro-Ring Resonators (MRR) [68], which are the aforementioned optical filters at
the receivers’ end, have become attractive in many optical telecommunications sys-
tems. They offer wide pass-bands, high extinction ratios, and steep roll-offs. Fig.6.1
illustrates the scheme of the MRR. It contains a closed-loop waveguide, which is cou-
pled to other sets of waveguides. When the incoming resonant wavelength, at the
input port, passes through the loop, it travels multiple round-trips, thus building up
an intensity due to constructive interference. Now, once the wavelength in the loop
is coupled to the output waveguide, it can be detected at the drop port. In the case
that the incoming wavelength does not match the loop’s resonance, the entire light
passes through the input waveguide and outputs at output port. Because only a few
sets of incoming wavelength can resonant within the loop, the MRR functions as an
optical filter.
Figure 6.1: The micro-ring resonator.
However, the resonance wavelength of the loop can shift due to its sensitivity
to fabrication variations or temperature changes. For this purpose, a doped resistive
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heater [68] can be used to readjust the resonance wavelength to the desired point.
The heater, which is a non-linear resistor, has an I-V curve which is presented in blue
curve in Fig.6.2. By applying a change to the heater’s voltage, will result in a shift
in the wavelength of the filter.



















Figure 6.2: I-V curve of the heater: blue line refers to a case that there is no light
source in the ring and red curve indicates on a scenario at which there is a light source
in the ring.
Furthermore, the presence of a resonant wavelength in the ring it will affect
the I-V curve by introducing a “bump”, a phenomenon which is referred to as the
photoconductive effect [80], and is shown in the red curve in Fig.6.2. The voltage which
relates to the peak in the current is an indication that the incoming wavelength is
in resonance with the ring. This voltage is referred as the optimum bias voltage,
Vbopt, in this work. This work presents a low-power control system, which utilizes the
properties as mentioned earlier of the heater, both for tuning and sensing operations.
The I-V curves presented in Fig.6.2, are based on the following formula:
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I =
(K × V )α
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(6.1)
Where I and V are the heater’s current and voltage, respectively, K is a
constant with the value of 30 and α = 0.5128. The values of K and α in (6.1), are
based on measurement results presented in [74]. Furthermore, the photoconductive
effect is shown in the red curve in Fig.6.2 spans over a voltage range of ∼ 120mV
and with a peak current change of ∆I = 225µA, which relates to 638.1µW optical
power [74].
6.1.2 Electrical Model of the photoconductive Effect and the
Design Approach
For designing and simulating the AGDA control system, with the use of a circuit
level VIRTUOSO CAD design tool, there is a need to have an electrical model for the
heater’s I-V curve, and more importantly for the photoconductive effect. For this
purpose, a VERILOG-A model is proposed and developed. Fig.6.3 describes the circuit
level model for the heater’s behavior.
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Figure 6.3: Electrical model of the MRR’s heater. (a) Schematic symbol in VIRTUOSO
CAD design tool. (b) VERILOG-A model.
As shown in Fig.6.3(a), the model contains four terminals: in1 and in2 are
the input terminals for the heater, vbopt is the optimal bias voltage, which is the
heater’s voltage related to the center of the photoconductive bump and laser on is
an indication whether there is a light source in the ring, thus resulting in the photo-
conductive bump in the I-V curve. Fig.6.3(b) describes the VERILOG-A model of the
heater.
Furthermore, because circuit level design is done without any specific electrical mod-
els for given CMOS technology, there is also a need to develop semi-ideal models for
other electronic devices. In this approach, the models for the core electronic devices
of the control system, i.e., operational amplifiers (OPAMPs) and comparators, are
designed to have a parametric model. This means that there is full freedom, in the
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design phase, to choose and easily update any parameter of these devices, in order
to meet the predefined design specifications. Once the system performs according to
the target spec, commercial devices are chosen with similar (or better) parameters,
which are previously fed into the semi-ideal models.
Additionally, all the devices are designed to have a power consumption model, which
allows estimating the power consumption of the AGDA control system in the early
phases of design and simulation. For instance, Fig.6.4(a) shows the CDF (Compo-
nent Description Format) menu for the semi-ideal OPAMP. The model includes the
following parameters: open-loop gain, input resistance and capacitance, input bias
current, output resistance, dominant and insignificant poles, maximum and minimum
output voltages and quiescent (static) current consumption. These parameters are
fed into the circuit level model which is described in Fig.6.4(b). As shown, the circuit
level model also contains the mechanism for the dynamic current consumptions.
Figure 6.4: Parametric model for the OPAMP. (a) CDF menu for updating device’s
parameters. (b) Semi-ideal circuit level model.
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6.1.3 The Gradient Detection Approach
The stabilization of the MRR to the wavelength of interest is based on scanning the
I-V curve of the heater and searching for a local-maxima in the current. The peak
in the heater’s current is an indication that the MRR is biased properly, so it is set
to the desired wavelength. For this purpose, the heater’s I-V curve is divided into
several regions as described in Fig.6.5 below.
Figure 6.5: Sectioning of the heater’s I-V curve into regions.
The curve contains five regions:
• Regions A and B - These regions include a minor influence of the photocon-
ductive effect. However, the gradient in this region is a result of the normal
behavior of the heater’s I-V curve.
• Regions B and C - These regions include a “bump”, which is a result of the
photoconductive effect.
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• Region P - This is the peak point, which indicates the optimum setting of the
heater’s voltage, i.e., the MRR is set to the wavelength of interest.
For the proposed gradient detection algorithm, the regions of interest are B and
C, because they include information in regard the position of the incoming wavelength,
compared to the center wavelength of the MRR as a filter. Furthermore, the I-V curve
is bounded by two voltages, VSCNLOLIM , and VSCNUPLIM . These boundaries are set
in order to limit the scanning range of the algorithm. The scanning is initiated from a
predefined initial voltage, Vinit, which is a starting point for the algorithm to start its
scanning. In order to reduce the implementation complexity of the gradient detection
algorithm, the algorithm is designed in such a way that the scanning always starts by
increasing the heater’s voltage, regardless of the initial voltage value. In its search
for the peak, the algorithm senses positive or negative gradients and alternates its
scanning direction accordingly. The target for the algorithm is to reach the optimum
bias voltage, Vbopt, which relates to the voltage of the peak in the curve. The algorithm
stops scanning and locks on a specific bias voltage once it senses a zero derivative,
i.e., it has reached the peak point P. The relation between the heater’s bias voltage
and the related change in the center wavelength is shown in [71]. For large voltage
variations (from 0.5V to 1.5V) the wavelength rate change is
∆λ
∆V
≈ 2.2 nm/V and
for small voltage variations the rate would be
∆λ
∆V
≈ 1.0 nm/V. In addition, from [71]





6.1.4 Block Diagram of the Control System
The proposed AGDA control system is described in Fig.6.6.
100
Figure 6.6: Block diagram scheme of the AGDA control system.
For accurate detection of the bump in the heater’s I-V curve (due to the pho-
toconductive effect), the system contains two type of MRRs. One is the ring to be
stabilized, referred to as DUT MRR, and the second ring is a dummy ring, used as
a reference and referred to as REF. MRR. The DUT MRR is the ring with the laser
light locked in, while REF. MRR does not contain any light source. The purpose of
the REF. MRR is to reduce the complexity of the gradient detection algorithm, by
introducing a reference which is not affected by the ambient temperature [89]. By
subtracting the I-V curve of the REF. MRR from the curve of the DUT MRR will
result in only the data of the bump in the I-V curve of the DUT MRR (which is
related to regions B and C in Fig.6.5). Then the result of the subtraction, which is
presented in Fig.6.7, is fed into the gradient detection block.
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Figure 6.7: The result of subtracting the I-V curves of the REF. and DUT MRRs.
In this way, only the slopes in the regions of interest, i.e., regions B and C,
serve as inputs to the algorithm, while the gradients of regions A and D are removed
so the algorithm will not detect them.
Scanning and Gradient Detection Block
This block is designed to sweep the voltage across the heaters’ terminals in order
to detect a gradient in the I-V curve. The block is fed by a single supply voltage,
VCC , of 4V, which derives the circuits of the system. A mechanical switch, which
is referred to as hard reset signal, is used to apply the reset signal for the various
blocks. As a result, the rstb is applied to the system. A1, Q1, A2 and Q2 are voltage
followers and current drivers for the heaters of the DUT and REF MRRs, copying
the charge-pump voltage (Vchpm) to both heaters’ terminals. Q1, RC1, Q2 and RC2
sample the current of the heaters and convert them into a voltage, which is generated
at the collectors of the transistors. In this way, the need to connect a serial resistor to
the heater’s terminals in order to sample its current (an act that will drop the voltage
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to the heater), is eliminated. Now the voltages at the collectors of the transistors
are subtracted so the resulting signal, Vout0, contains only the bump in the I-V curve,
which would be the case at which there is a laser light in the DUT MRR. Vout0 is fed
into a low-pass filter (LPF), with a dominant pole at fo = 1.6MHz, to reduce the noise
level of the signal before it is fed into the derivative block. Then a derivative bock
followed by gain amplifier A6, will detect the gradient in the input signal and amplify
it to a sufficient level so the logic circuits can properly process it. Thus the polarity of
Vout1 contains information regarding the signals’ gradient. CMP1 is a hard decision
block (based on two comparators), with upper and lower limits set to +200mV and
-100mV, respectively, which applies an additional level of noise filtering. As a result,
CMP1 generates two digital signals at its outputs: positive derivative (POD) and
negative derivative (NED). These signals, along with the rstb and scnstrb (which
will be described later) signals, are now fed into the clock-free finite state machine
(CFFSM). Now the state machine generates two digital signals at its outputs which set
the scanning direction: UP for scanning up along the heater’s voltage, i.e., increasing
the voltage, and DN for scanning down along the heater’s voltage, i.e., decreasing
the voltage. These two signals are fed into the charge-pump block, which contains
the two I0 current sources and a 500nF capacitor, Cchpm. And finally, the voltage
over the charge-pump capacitor, Vchpm, is fed back into the heaters’ terminals (the
inputs of A1 and A2), to generate a closed-loop system. SW1 is an electronic analog
switch (controlled by rstb), which along with the initial voltage Vinit they set the
initial voltage for the scan starting point (see Fig.6.5). This is done whenever the
hard reset signal is applied. CMP2 is a hard decision block, with an upper limit set
to VSCNUPLIM=1.4V and a lower limit set to VSCNLOLIM=0.6V. These are the upper
and lower limits for the scanning algorithm, as presented in Fig.6.5. The outputs
of CMP3 assert the scnstrb signal, which serves as an input to the CFFSM and it
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triggers the algorithm to initiate the scanning mode.
Wavelength-Drift Tracking Block
This block is designed to detect a drift in the center wavelength of the laser light,
and then to generate a proper signal for the scanner block, to correct this wavelength
drift. The voltage buffer A3, SW2 and Csamp, are set to track the current of the DUT’s
heater, which continues as long as the system is in its scanning mode. During this
time, the sampling switch SW2 is closed, so Csamp tracks the voltage at the collector
of transistor Q1. Once a peak is detected in the heater’s I-V curve, both UP and
DN are set to zero. As a result, the signal idleb is also set to zero, forcing SW2 to
be opened. At this point, the tracking mode is terminated, and the peak value in
the I-V curve is stored as a voltage across capacitor Csamp. A4 serves as a voltage
buffer, and its input resistance along with the value of Csamp are chosen in such a way
that the voltage over the capacitor will remain constant during ∼ 2500 seconds. Now
amplifier A5 will sense and amplify any changes in the peak voltage, by comparing its
current value to its previously stored value. Then the generated error voltage, Verr, is
fed into CMP3 (hard decision block), with upper and lower limits set to +50mV and
-50mV, respectively. The outputs of CMP3 triggers the scnstrb signal, in order to
initiate the scanning mode. The wavelength-drift tracking block is designed in such
a way so it can detect ±40mV voltage drifts in V bopt, due to temperature changes.
Fig.6.8 below presents the circuit level schematic snapshot of the proposed
control system.
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Figure 6.8: AGDA control system schematic snapshot (VIRTUOSO design tool).
6.1.5 Clock-Free State Machine
As mentioned before, the AGDA control system contains a clock-free finite state
machine (CFFSM), where its states are described in Table6.1. The proposed state-
machine is the implementation of the gradient detection approach mentioned above,
where its outputs are fed into the charge-pump block, to set the directions of the
scanning voltage. The CFFSM is designed in such a way that the signals at its
inputs, POD and NED, serve as inputs of the finite state machine and as well as
the clock. This way eliminates the need for a dedicated clock for the system which
will increase the total power consumption. However, before using these signals as the
clock for the state machine, they are first fed into a custom design high pass filter,
to detect only the rising or falling edge of the related signal. In Table6.1, ‘↑’ and ‘↓’
refer to the rising and falling edges of a related signal respectively, ‘X’ is an invalid
state and ‘∅’ is a don’t care logic level.
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Current State Derivative (Inputs) Next State (Outputs) Region
UP DN POD NED UP DN
0 0 0 0 0 0 P (lock)
0 0 ↑ 0 X X NA
0 0 ↓ 0 X X NA
0 0 0 ↑ X X NA
0 0 0 ↓ X X NA
0 1 0 0 0 1 A,D
0 1 ↑ 0 0 1 C
0 1 ↓ 0 0 0 P (lock)
0 1 0 ↑ 1 0 B
0 1 0 ↓ X X NA
1 0 0 0 1 0 A,D
1 0 ↑ 0 1 0 B
1 0 ↓ 0 0 0 P (lock)
1 0 0 ↑ 0 1 C
1 0 0 ↓ X X NA
1 1 ∅ ∅ X X NA
1 1 ∅ ∅ X X NA
1 1 ∅ ∅ X X NA
1 1 ∅ ∅ X X NA
1 1 ∅ ∅ X X NA
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Current State Derivative (Inputs) Next State (Outputs) Region
UP DN POD NED UP DN
1 1 ∅ ∅ X X NA
1 1 ∅ ∅ X X NA
1 1 ∅ ∅ X X NA
1 1 ∅ ∅ X X NA
1 1 ∅ ∅ X X NA
Table 6.1: States table of the CFFSM.
6.2 Simulation Results
This section includes the simulation results for the AGDA control system. The sim-
ulations are based on VIRTUOSO CAD design tool, with the following default setting
for the simulation parameters:
• The upper and lower scanning voltage limits, VSCNLOLIM and VSCNUPLIM , are
set to 0.6V and 1.4V, respectively.
• The heater’s optimum bias voltage, Vbopt, which is the target voltage for the
system to lock on, is set to 1.0V.
• The initial voltage of the heaters, Vinit, is set according to the simulation type.
• The hard reset signal, rst b in Fig.6.6, is scheduled to occur at time of 4.98ms.
As a result the scan starting signal, scnstr b, is asserted, which triggers the
algorithm for peak detection.
107
For the next presented simulation results, the following parameters are evalu-
ated by simulation:
• locking voltage error (Verror) – the error measured between the heaters’
locking voltage to the optimum bias voltage Vbopt.
• initialization time (Tinit) – the time it takes for the AGDA control system
to lock on Vbopt, starting from the assertion of the scnstr b signal, to the point
where the locking occurs.
• wavelength-drift tracking/locking time (Tdrift) – the time it takes for the
AGDA control system to lock on a new optimum bias voltage, Vbopt, starting
from the detection of drift in wavelength due to temperature change, to the
point where the locking occurs.
6.2.1 Free Scanning Mode
In the case there is no light source in the ring, i.e., there is no peak in the I-V curve
of the heater, the system operates in its free-scanning mode. This is demonstrated in
Fig.6.9 below.
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Figure 6.9: Free scanning mode.
In this case, neither POD nor NED signals are asserted. As a result, the
AGDA control system is repeatedly scanning the heaters’ voltage (VCHPM), from its
lower scanning voltage limit VSCNLOLIM = 0.6V to its upper scanning voltage limit of
VSCNUPLIM = 1.4V, trying to trace a peak in the I-V curve. The simulations indicate
on scanning rate of
∆V
∆t
= 825 mV/ms or
∆λ
∆t
= 1.82 nm/ms (based on numbers
presented in Subsection6.1.3).
6.2.2 Initialization Mode
In the following simulations, the performance of the AGDA control system is validated
for various values of the heaters’ initial voltage, VINIT . Each initial voltage is set in
such a way to place the starting scanning point of the algorithm in one of the four
regions in Fig.6.5, i.e., regions A, B, C and D. In each region, the locking voltage
error and initialization time are evaluated.
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Scanning Start Point - Region-A
In this simulation, the scanning voltage starting point is set to Region-A, with
VINIT = 650mV. Fig.6.10 presents the various signals’ waveforms for this case.
Figure 6.10: Scanning starting point at Region-A.
Region-A, which spans over the time interval of 5.25-5.35ms is this simulation,
does not include any gradients, resulting in no changes at the output of the derivative
block (i.e., Vout1 stays with steady-state voltage). Consequently, none of the deriva-
tives detection signals, POD or NED, are asserted. However, because the algorithm
starts scanning by increasing the heaters’ voltage (regardless of the initial value of the
voltage), signal UP is asserted immediately after the scan start, scnstr b, is set to
zero (active low signal). Upon entering Region-B (for the time interval greater than
5.3ms), which contains the gradient due to the photoconductive effect, the AGDA
detects the positive gradient (Vout1 is increased), and as a result, the POD signal is
asserted. The algorithm stops the scanning mode and stays in its locking state once
POD is de-asserted.
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For this scenario, the simulated locking voltage error is +1.0% and the initialization
time is 500µs.
Scanning Start Point - Region-B
In this simulation, the scanning voltage starting point is set to Region-B, with VINIT =
950mV. Fig.6.11 presents the various signals’ waveforms for this case.
Figure 6.11: Scanning starting point at Region-B.
Region-A, which spans over the time interval of 5.0-5.1ms is this simulation,
includes a positive gradient of the photoconductive effect, so the Vout1 signal increases
above its steady-state voltage. Consequently, POD signal is asserted immediately
(but no changes in the NED signal), and once it returns to 0V, the algorithm stops
the scanning mode and stays in its locking state.
For this scenario, the simulated locking voltage error is +0.6% and the initialization
time is 134µs.
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Scanning Start Point - Region-C
In this simulation, the scanning voltage starting point is set to Region-C, with VINIT =
1.05V. Fig.6.12 presents the various signals’ waveforms for this case.
Figure 6.12: Scanning starting point at Region-C.
Since Region-C contains the negative slope of the photoconductive effect, and
the algorithm always starts by increasing the heaters’ voltage (i.e., UP goes high),
signal Vout1 goes below its steady-state voltage immediately after the assertion of
the scnstr b signal, resulting a high value at signal NED. However, this state is
immediately reversed by de-asserting the UP and asserting the DN signals. Now the
algorithm detects a positive gradient (Vout1 goes above its steady-state voltage), and
as a result, the POD signal is asserted, and returns to 0V once the algorithm stops
the scanning mode and stays in its locking state.
For this scenario, the simulated locking voltage error is -1.4% and the initialization
time is 157µs.
112
Scanning Start Point - Region-D
In this simulation, the scanning voltage starting point is set to Region-D, with
VINIT = 1.35V. Fig.6.13 presents the various signals’ waveforms for this case.
Figure 6.13: Scanning starting point at Region-D.
Similarly to Region-A, Region-D does not include any gradients, resulting in
no changes at Vout1 steady state voltage. Furthermore, once scnstr b is asserted, the
algorithm keeps increasing the heaters’ voltage Vchpm till it reaches its upper limit
of VSCNUPLIM=1.4V (which occurs at time 5.05ms). At this point, the algorithm
reverses its scanning direction by asserting and de-asserting the DN sand UP signals
respectively. Once the scanning enters Region-C, a positive gradient is detected (Vout1
is increased and POD is asserted) and the algorithm stops the scanning mode and
stays in its locking state once POD is de-asserted.
For this scenario, the simulated locking voltage error is -1.8% and the initialization
time is 516µs.
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Fig.6.14 describes the simulated initialization time for various values of the
initial voltage, Vinit.
Figure 6.14: Initialization time vs. initial voltage (Vbopt = 1.0V).
As expected, for Vinit values in the range of 650-940mV (which covers Region-
A) the initialization time decreases as Vinit increases, because the initial voltage gets
closer to the target point of 1.0V. Additionally, the same behavior is observed for the
range of 1.06-1.35V, which covers Region-D. This can be explained in the following
way. Because there is no gradient in Region-D, the algorithm increases the heaters’
voltage until the point it reaches the upper limit of the scanning voltage, VSCNUPLIM
(which is set to 1.4V). Then the scanning direction is reversed until a positive gradient
is detected. By setting a higher value for the initial voltage, the scan starting point
gets closer to the target point, so the initialization time is reduced. Regions B and C
are covered by voltage range of 940-1060mV, which results in minimum values for the
initialization time. The inconsistent behavior of the initialization time in this range
is due to numerical errors in the simulator.
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6.2.3 Wavelength-Drift Tracking Mode
This simulation evaluates the performance of the AGDA control system to track
and correct drift in the MRR’s center wavelength, due to environmental temperature
changes. The drift is modeled as an instant change in the optimum bias voltage,
Vbopt. The initial value of Vbopt is set to 1.0V and at time of 11ms, -45mV change is
applied to this voltage (based on numbers presented in Subsection6.1.3, this voltage
change relates to wavelength drift of ∆λ = −0.045 nm or temperature drift of ∆T =
−0.76 oC) , resulting in a new value of 955mV. Then the performance of the system
is evaluated, as a response to this change. Fig.6.15 presents the various signals’
waveforms for this case.
Figure 6.15: Tracking and correcting a drift in the center wavelength.
The -45mV change, which occurs at time 11ms, places the heaters’ voltage
in Region-B. The algorithm detects this change immediately by asserting the scan-
start signal, scnstr b. As a response, the system asserts the UP signal, and the
voltage is increased and moves the voltage from Region-B to Region-C. Since Region-
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C contains a negative slope, the NED signal is asserted, followed by a change in
the scanning direction, i.e., UP is de-asserted and DN is asserted. At this point, a
positive gradient is sensed (POD is high), and once the gradient is zero, the algorithm
stops the scanning mode and stays in its locking state.
For this scenario, the simulated locking error voltage is -1.3% and the wavelength-drift
tracking/locking time is 111µs.
6.2.4 Power Consumptions
As mentioned previously, the semi-ideal components include a model for power con-
sumption, which is used to evaluate the power consumption of the AGDA control
system. For this purpose, three types of power consumptions are considered:
• Quiescent power consumption: PQ – This is the static power consumption,
required to maintain the DUT MRR’s heater at the required biasing point.
• Initialization time power consumption: PD,init – This is dynamic power
consumption required through the initialization time only.
• Wavelength-drift tracking/locking time power consumption: PD,drift
– This is dynamic power consumption required through the wavelength-drift
tracking and locking time only.
For the aforementioned power consumptions, the following figures are obtained
from simulation results: PQ = 27.99mW (for heater’s bias voltage of 1V and current
consumption of 5.72mA), PD,init = 5.30mW (for 0ffset voltage of -50mV, i.e., Vinit =
950mV) and PD,drift = 5.72mW (for drift voltage of -50mV). It is seen that the
majority of the power consumption comes from the quiescent power, PQ, where the
DUT MRR’s heater draws more than 80% of this power. For instance, according to
Fig.6.2, at Vbopt = 1V the related current consumption is 5.72mA, which results in
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a quiescent power consumption of PQ,DUTMRR = VCC × 5.72mA = 4V × 5.72mA =
22.88mW, while the remaining power is due to DC current drawn by the circuits.
Furthermore, it should be mentioned that PQ contains only the power drawn by the
DUT MRR, and doesn’t include the power of the REF. MRR. The justification for this
is because of the REF. MRR is only needed for the initialization and wavelength-drift
tracking/locking modes. When the system is in its steady state mode (i.e., quiescent
state), the REF. MRR can be turned off until the next session of initialization or
wavelength-drift tracking/locking.
Assuming that the rings are tuned very close to their center wavelength before
applying any bias voltage to the heater, e.g., ∼ 50mV bias voltage is needed to tune
the wavelength to the desired point, the supply voltages can be reduced to 1V. Besides,
the supply voltage for the BJT transistors can be reduced to 0.05+0.2+0.19×1.231 '
0.5V, where 0.05V is the heater’s voltage, 0.2V is CE saturation voltage, and 1.231mA
is the related current for a bias voltage of 0.5V for the heater. For this scenario the
simulated power consumptions would be: PQ = 4.15mW, PD,init = 1.23mW and
PD,drift = 1.27mW.
Now, based on the power consumptions above and the numbers presented in Subsection6.1.3,
for heater’s bias voltage of 0.05V the obtained power consumptions would be:






















× 0.067 = 1.7 mW/oC
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Summary
Below is the summary of the simulated power consumptions of the AGDA control
system:
PQ = 4.1mW+1.23 mW/nm
PD,init = 24.6 mW/nm
PD,drift = 1.7 mW/
oC
6.2.5 Mismatch Between Rings
It is known that any fabrication process introduces variations in the devices parame-
ters, i.e., identical devices in the process will have different performances after being
fabricated. In our case, this means there may be a mismatch between the rings’
heaters, which needs to be evaluated. For this purpose, the following simulation is
defined. The mismatch between the DUT and REF. heaters have been modeled as
variation between their K parameter in 6.1. For each variation, the initialization time
and the locking voltage error are evaluated and presented in Table6.2.
The results show that the suggested algorithm is capable of handling mis-
matches as large as 20%, where the obtained locking voltage error is 2.8%. For
scenarios in which the mismatch is higher than 20%, the locking voltage error in-
creases dramatically above 40%, or the algorithm does not converge. As expected,
the locking voltage error increases with increasing the mismatch, so the initialization
time (because of positive values of error). This can be explained in the following
way.
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Table 6.2: System’s performance due to mismatch between the rings - VINIT =
650mV.
6.3 Implementation of the Control System
The control system is implemented with commercial electronic devices, such as OPAMPs,
comparators, voltage regulators, and analog switches. For this purpose a custom PCB
is designed, which is shown in Fig.6.16.
Figure 6.16: Control system custom design PCB. (a) Layout of the PCB (only signal
layers are shown). (b) Photo of the manufactured PCB.
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The PCB includes five metal layers, three layers out of the five are dedicated to
signal routings, and the remaining two layers are for GND and power rails. A single
power supply of 12V feeds the board, and the required supply and bias voltages
are generated on board, with the use of dedicated voltage regulators, drivers, and
trimmers. Mechanical switches are mounted on the PCB for applying a manual
RESET signal (hard reset signal). Besides, a manual SCAN START signal (hard scan
start signal) is implemented to trigger the system to start scanning for a gradient,
in case the scnstrb is not generated due to a fault. Various testability, bypass, and




Research Summary and Further
Work
To evaluate the performance of the proposed AGDA control system, circuit level
simulations are done and its results are presented in Section6.2. The scanning rate of
the control system, initialization time, locking voltage error and the wavelength-drift
tracking and locking time are simulated. For an initial voltage set to region B or
C (which would be a reasonable region to set the system’s scanning starting guess-
point), the obtained initialization time is smaller than 160µs. Due to the nature of
the proposed gradient detection algorithm, the initialization time increases linearly
with absolute distance between the initial voltage, Vinit, to the optimum bias voltage,
Vbopt. Additionally, the obtained locking voltage error is less than 1.8% for all regions
and the algorithm scan rate is
∆λ
∆t
= 1.82 nm/ms. Finally, the effect of the mismatch
between the I-V curves of the MRRs’ heaters is simulated. The results show that
the suggested algorithm is capable to handle mismatches as large as 20%, where the
obtained locking voltage error is +2.8%.
Three types of power consumptions, PQ, PD,init and PD,drift are evaluated for the
control system. PQ is a static power consumption of the system in a quiescent mode,
while PD,init and PD,drift are dynamic power consumptions during the initialization
and wavelength-drift tracking/locking times. The simulation results indicate on the
following power consumptions:
PQ = 4.1mW+1.23 mW/nm
PD,init = 24.6 mW/nm
PD,drift = 1.7 mW/
oC
The research can be proceeded to the following suggested steps. At first, lab
measurements should be done with the PCB implemented control system. In this
way, the impact of the suggested control system on the bit error rate of an optical
link, can be evaluated. Furthermore, the circuits of the AGDA control system are
designed in such a way that the system can easily be scaled down and integrated
into a silicon die. In this way several achievements can be accomplished with major
impact:
• The control system can be integrated with the MRR to obtain a system on chip
temperature stabilized ring. This way can reduce the number of the required
I/O pads, which are precious resource in high volume chip design.
• The area occupied by the control system will be dramatically reduced, occupying
a minor portion of silicon die within the entire on-chip optical link.
• The use of silicon integration technologies, will dramatically reduce the capaci-
tances related to the interconnects between the circuits in the current presented
control system. As a result, additional power consumption reduction will be
achieved, compared to the aforementioned consumption. Furthermore, a higher
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bandwidth control system can be obtained, which will result in reduction in the
aforementioned initialization and wavelength-drift tracking/locking times.
• On-chip power management techniques can be implemented for obtaining high
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D-Pixels Camera Chip Internal
Registers
As discussed in Section2.2, the DCC includes a bank of 160 registers, which are used
to configure the DCC for various modes of operation. These registers are internally
concatenated and are configured by an off-chip FPGA hardware, with the use of a
serial interface. Upon DCC’s power-up, these registers should be reset and configured
according to the desired operation mode. TableA.1 presents the default configuration
values.
REGISTER# DESCRIPTION SIGNAL NAME VALUE
reg[101] auto reset config. arst cnf ’0’
reg[102] auto reset off arst off ’0’
reg[39:37] digital output monitored signal NA ’100’
reg[94:92] digital output monitored signal NA ’100’
reg[97:95] digital output monitored signal NA ’100’
reg[100:98] digital output monitored signal NA ’001’
reg[6] analog output monitored signal test opampout enb ’0’
reg[7] analog output monitored signal test vcp enb ’0’
reg[0] Probe#0 auto reset config. arst cnf 0 ’0’
reg[1] Probe#0 auto reset off arst off 0 ’0’
reg[2] Probe#0 monostable bypass monsta byp 0 ’1’
reg[3] Probe#0 pixels’ left column off pixoff left 0 ’0’
reg[4] Probe#0 pixels’ right column off pixoff right 0 ’0’
reg[10] Probe#1 auto reset config. arst cnf 1 ’0’
reg[11] Probe#1 auto reset off arst off 1 ’0’
reg[12] Probe#1 monostable bypass monsta byp 1 ’1’
reg[13] Probe#1 pixels’ left column off pixoff left 1 ’0’
reg[14] Probe#1 pixels’ right column off pixoff right 1 ’0’
reg[20] Probe#2 auto reset config. arst cnf 2 ’0’
reg[21] Probe#2 auto reset off arst off 2 ’0’
reg[22] Probe#2 monostable bypass monsta byp 2 ’1’
reg[23] Probe#2 pixels’ left column off pixoff left 2 ’0’
reg[24] Probe#2 pixels’ right column off pixoff right 2 ’0’
reg[30] Probe#3 auto reset config. arst cnf 3 ’0’
reg[31] Probe#3 auto reset off arst off 3 ’0’
reg[32] Probe#3 monostable bypass monsta byp 3 ’1’
reg[33] Probe#3 pixels’ left column off pixoff left 3 ’0’
reg[34] Probe#3 pixels’ right column off pixoff right 3 ’0’
reg[5] time-gating signal off tgateoff b ’1’
reg[58:40] time-gating signal right edge config. tgateR cnf[18:0] ’00...01’
reg[78:60] time-gating signal left edge config. tgateL cnf[0:18] ’10...00’
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REGISTER# DESCRIPTION SIGNAL NAME VALUE
reg[9] charge pump config. vcpic cnf ’0’
reg[19:18] charge pump config. cpcap cnf ’10’
reg[36:35] charge pump config. offset cnf ’11’
reg[85:80] charge pump config. cpdn cnf ’000000’
reg[91:86] charge pump config. cpup cnf ’000011’
reg[8] DLL OPAMP power down opamp pd ’0’
reg[17:15] DLL OPAMP config. cmil cnf[0:2] ’011’
reg[27:25] DLL OPAMP config. rmil cnf[0:2] ’010’
reg[29:28] not in use NA ’00’
reg[59] not in use NA ’0’
reg[79] not in use NA ’0’
reg[159:103] not in use NA ’0’






For performing experimental measurements, various types of equipment is required.
TableB.1 presents the list of the equipment needed for the multiple measurements,
with their default settings. In the cases at which different parameters are required
than the default ones, those settings are explicitly mentioned per an experiment.
The function generator is used as a reference clock source (20MHz) for the
MOTHER BOARD - DATACQUIS7P0#1, in cases the supercontinuum laser is not in use
as a light source (which is the source for the 20MHz clock, synced to the appearance
of the laser pulse). Additionally, the function generator is used to compensate for the
initial delay introduced between the output clock of the laser source and the actual
clock fed into the DCC. The logic analyzer (referred to as ”data recording unit”) is
used for recording the image data which is generated by the DCC.
EQUIPMENT MODEL/VERSION SETTINGS
light source Fianium supercontinuum SC450-2 Repetition rate: 20MHz
Intensity: per an experiment
microscope Olympus BX51WI Objective: 5×/0.15.
multimeter FLUKE 87













Impedance: 50Ω to 50Ω
oscilloscope Agilent DSO7054A 500 MHz Input impedance: 1MΩ ‖14pF
logic analyzer Tektronix TLA5202 Configuration file:
”"dataquis3p1.tla”








lab testing board MOTHER BOARD - DATACQUIS7P0#1 see TableA.1





This section is the formulation of the noise variance, which is generated at the output
of the pixel detection circuit. For convenience and without any loss of generality, the
analysis is done in a continuous time domain, which can be easily derived for discrete
time signals.
Considering the signal at the output of the pixel detection circuit, x(t), as a sum-
mation of deterministic signal (the desired signal to be detected), s(t), and a noise,
n(t).
x (t) = s (t) + n (t) (C.1)
where the noise has a mean of µ2n and a variance of σ
2
n. Now the signal x(t) is





x (t) dt (C.2)
The random variable x contains a deterministic and a random part, with the
following expectation and variance:













 = Ts+ Tµn , Tµx (C.3)
where, s , E {s (t)} ; µn , E {n (t)} ; µx , E {x (t)}.





















[s (τ) + n (τ)] dτ
T∫
0
[s (ψ) + n (ψ)] dψ







[s (τ) s (ψ) + s (τ)n (ψ) + n (τ) s (ψ) + n (τ)n (ψ)] dτdψ







[n (τ)n (ψ)] dτdψ

−T 2s2 − T 2µ2n − 2T 2sµn
(C.4)
Now assuming that the noise can be written in the following manner n (t) =
µn + ñ (t), where ñ (t) is zero mean and with a variance of σ
2
n, the last equality in C.4
can be written in the following way:






[ñ (τ) ñ (ψ)] dτdψ






[ñ (τ) ñ (ψ)] dτdψ
 (C.5)
where the expectation of the argument in the doubled-integral in C.5 is the
auto-correlation function of the noise ñ (t). Since the noise is a random Poisson







σ2nδ (τ − ψ) dτdψ = Tσ2n (C.6)
It can be seen that the variance of the signal, at the output of the pixel detection
circuit, is the integration interval T times the noise’s variance.
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